Extensive SEU Impact Analysis of a PIC Microprocessor for Selective Hardening

In order to increase the robustness of a circuit against SEUs, fault injection is commonly used to locate weak areas. autonomous emulation is a very powerful tool to locate these areas by executing huge fault injection campaigns. In this work, fault injection has been extensively applied to a PIC18 microprocessor, while executing three different workloads. A 80 million fault campaign has been performed, and results show that a failure rate lower than 1% can be obtained by hardening a 24% of the circuit flip-flops, for the given applications.

[1]  C. Lopez-Ongil,et al.  Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.

[2]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Bernd Becker,et al.  Selective Hardening in Early Design Steps , 2008, 2008 13th European Test Symposium.

[4]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  Raoul Velazco,et al.  Estimating error rates in processor-based architectures , 2000 .

[6]  Mona Attariyan,et al.  Low-cost protection for SER upsets and silicon defects , 2007 .

[7]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[8]  Jean-Marc Daveau,et al.  An industrial fault injection platform for soft-error dependability analysis and hardening of complex system-on-a-chip , 2009, 2009 IEEE International Reliability Physics Symposium.

[9]  Bernd Becker,et al.  A study of cognitive resilience in a JPEG compressor , 2008, 2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN).

[10]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[11]  N. Seifert,et al.  Chip-level soft error estimation method , 2005, IEEE Transactions on Device and Materials Reliability.