论文信息 - Dynamic power reduction in digital pixel design for large format focal plane arrays

Dynamic power reduction in digital pixel design for large format focal plane arrays

This paper presents a design and analytical approach to significantly reduce the dynamic power consumption of front-end pixel design for digital readout integrated circuits (DROICs) in digital pixel sensor (DPS) arrays. DPS architecture relies on coarse quantization with pulse frequency modulation (PFM) and a novel approach of extended integration incorporated to achieve lower noise. The design is fabricated in 90 nm CMOS process with pixel pitch of 30 µm. Proposed architecture can attain eminently high charge handling capacity of 2.2Ge- with a quantization noise of 1072e- and extremely low power dissipation of 14.28 mW. The proposed dynamic power reduction paradigm enables to alleviate the overall power consumption to 35% as compared to state-of- art PFM based 256×256 DPS array with the lowest Figure of Merit (FoM) of 297fJ/LSB reported earlier. The power reduction escalates further for higher detector currents and large format Focal Plane Arrays (FPA). The proposed design is tested and compared to our previous DROIC measurement results and other works in terms of power and quantization noise.

[1] Brian Tyrrell,et al. Design approaches for digitally dominated active pixel sensors: leveraging Moore's Law scaling in focal plane readout design , 2008, SPIE OPTO.

[2] Melik Yazici,et al. A new digital readout integrated circuit (DROIC) with pixel parallel A/D conversion and reduced quantization noise , 2014 .

[3] P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[4] B. Tyrrell,et al. Time Delay Integration and In-Pixel Spatiotemporal Filtering Using a Nanoscale Digital CMOS Focal Plane Readout , 2009, IEEE Transactions on Electron Devices.

[5] L. Shkedy,et al. Megapixel digital InSb detector for midwave infrared imaging , 2011 .

[6] Muhammad Irfan Kazim,et al. A generic low-noise CMOS readout interface for 64 × 64 imaging array with on-chip ADC , 2012 .

[7] Patrick Maillart,et al. Sigma-delta column-wise A/D conversion for cooled ROIC , 2007, SPIE Defense + Commercial Sensing.

[8] Melik Yazici,et al. A fully digital readout employing extended counting method to achieve very low quantization noise , 2013, Defense, Security, and Sensing.