Extension of inductive fault analysis to parametric faults in analog circuits with application to test generation

Parametric fault modeling methodology based on statistical process simulation is proposed. Statistical simulation based on process disturbances allows one to avoid testing for faults which are unlikely to occur. As a result, the number of tests required to verify the circuit's performance is reduced. A practical example with results measured on prototype chips is presented.

[1]  Wojciech Maly,et al.  FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[2]  Wojciech Maly,et al.  Inductive contamination analysis (ICA) with SRAM application , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[3]  Zbigniew Jaworski,et al.  Coupling a Statistical Process-Device Simulator with a Circuit Layout Extractor for a Realistic Circuit Simulation of VLSI Circuits , 1993 .

[4]  Claude Abraham,et al.  Achieving simulation-based test program verification and fault simulation capabilities for mixed-signal systems , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[5]  Ramesh Harjani Bapiraju Vinnakota.  System-Level Design for Test of Fully Differential Analog Circuits , 1995, 32nd Design Automation Conference.

[6]  Wieslaw Kuzmicz,et al.  Architecture of a testable analog fuzzy logic controller , 1996, IEEE Trans. Fuzzy Syst..

[7]  Keith Baker,et al.  Analogue fault simulation based on layout dependent fault models , 1994, Proceedings., International Test Conference.

[8]  Manoj Sachdev,et al.  Defect-oriented test methodology for complex mixed-signal circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[9]  Alberto L. Sangiovanni-Vincentelli,et al.  Analog System Verification in the Presence of Parasitics Using Behavioral Simulation , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Wieslaw Kuzmicz,et al.  Device and parasitic oriented circuit extractor , 1987 .

[11]  Bapiraju Vinnakota,et al.  System-level design for test of fully differential analog circuits , 1995, DAC '95.

[12]  P. M. Lin,et al.  Analogue circuits fault dictionary. New approaches and implementation , 1985 .

[13]  Bozena Kaminska,et al.  Multifrequency Analysis of Faults in Analog Circuits , 1995, IEEE Des. Test Comput..

[14]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[15]  Bozena Kaminska,et al.  Automatic test vector generation for mixed-signal circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[16]  Bozena Kaminska,et al.  Analog circuit testing based on sensitivity computation and new circuit modeling , 1993, Proceedings of IEEE International Test Conference - (ITC).

[17]  B. Kaminska,et al.  Testing analog circuits by sensitivity computation , 1992, [1992] Proceedings The European Conference on Design Automation.

[18]  E. Felt,et al.  Analog testability analysis and fault diagnosis using behavioral modeling , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[19]  B. Vinnakota,et al.  System-level design for test of fully differential analog circuits , 1996 .

[20]  Mariusz Niewczas,et al.  Modeling of VLSI RC parasitics based on the network reduction algorithm , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  E. Felt,et al.  Testing Of Analog Systems Using Behavioral Models And Optimal Experimental Design Techniques , 1994, IEEE/ACM International Conference on Computer-Aided Design.