论文信息 - Electrical validation of through process OPC verification limits

Electrical validation of through process OPC verification limits

Electrical validation of through process OPC verification limits in 32nm process technology is presented in this paper. Correlation plots comparing electrical and optical simulations are generated by weighting the probability of occurrence of each process conditions. The design of electrical layouts is extended to sub ground rules to force failure and derive better correlation between electrical and simulated outputs. Some of these sub ground rule designs amplify the failures induced by exposure tool, such as optical aberrations. Observations in this regard will be reported in the paper. Sensitivity with respect to dimensions, orientations and wafer distribution will be discussed in detail.

[1] James A. Bruce,et al. Predicting yield using model based OPC verification: calibrated with electrical test data , 2008, SPIE Advanced Lithography.

[2] Dragos Dudau,et al. Dense OPC and verification for 45nm , 2006, SPIE Advanced Lithography.

[3] Edward W. Conrad,et al. Model-based verification for first time right manufacturing , 2005, SPIE Advanced Lithography.

[4] M. Hall,et al. A 65nm random and systematic yield ramp infrastructure utilizing a specialized addressable array with integrated analysis software , 2006, 2006 IEEE International Conference on Microelectronic Test Structures.