Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems
暂无分享,去创建一个
Sandro Bartolini | Marta Ortín-Obón | Luca Ramini | Alberto Ghiribaldi | Hervé Tatenguem | Paolo Grani | Anja Boos | L. Ramini | Marta Ortín-Obón | Anja Boos | S. Bartolini | P. Grani | H. Tatenguem | Alberto Ghiribaldi
[1] D.A.B. Miller,et al. Rationale and challenges for optical interconnects to electronic chips , 2000, Proceedings of the IEEE.
[2] Ian O'Connor,et al. Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology , 2011, 2011 Design, Automation & Test in Europe.
[3] Federico Angiolini,et al. /spl times/pipes Lite: a synthesis oriented design library for networks on chips , 2005, Design, Automation and Test in Europe.
[4] Kai Li,et al. The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).
[5] Christopher Batten,et al. Designing Chip-Level Nanophotonic Interconnection Networks , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[6] Rudy Lauwereins,et al. Design, Automation, and Test in Europe , 2008 .
[7] Davide Bertozzi,et al. Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[8] Ronald G. Dreslinski,et al. The M5 Simulator: Modeling Networked Systems , 2006, IEEE Micro.