A third-order /spl Sigma//spl Delta/ modulator in 0.18 /spl mu/m CMOS with calibrated mixed-mode integrators

A third-order EA modulator employing mixed-mode integrators has been designed and implemented in 0.18um CMOS process. Because the use of mixed-mode integrators allows a 12dB improvement in the dynamic range over conventional third-order architectures, the modulator can be driven with lower sampling frequency to achieve the same dynamic range. The modulator covers the dynamic range requirements of GSM and WCDMA applications with sampling frequencies of only 3.2MHz and 40MHz, respectively. The circuit occupies 0.7mm/sup 2/ silicon area.

[1]  James C. Candy,et al.  A Use of Double Integration in Sigma Delta Modulation , 1985, IEEE Trans. Commun..

[2]  Gabor C. Temes,et al.  A high-resolution multibit Sigma Delta ADC with digital correction and relaxed amplifier requirements , 1993 .

[3]  T. Burger,et al.  A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  Bernhard E. Boser,et al.  The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .

[5]  L. R. Carley,et al.  A noise-shaping coder topology for 15+ bit converters , 1989 .

[6]  W. Sansen,et al.  A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[7]  Un-Ku Moon,et al.  Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection , 2000 .

[8]  Bosco Leung,et al.  High-order single-stage single-bit oversampling A/D converter stabilized with local feedback loops , 1994 .

[9]  E. Dijkstra,et al.  On configurable oversampled A/D converters , 1993 .

[10]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[11]  Robert Henderson,et al.  A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging , 1997 .

[12]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[13]  Gabor C. Temes,et al.  The Design of SigmaDelta Modulation AnalogtoDigital Converters , 1992 .

[14]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[15]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[16]  I. Fujimori,et al.  A 5-V single-chip delta-sigma audio A/D converter with 111 dB dynamic range , 1997 .

[17]  B. Leung,et al.  A 1.95-V, 0.34-mW, 12-b sigma-delta modulator stabilized by local feedback loops , 1997 .

[18]  Gert Cauwenberghs,et al.  Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration , 2000 .