Novel Joint Chip Sampling and Phase Synchronization Algorithm for Multistandard UMTS Systems

CDMA Timing and phase offsets tracking remain as one of considerable factors that influence the performances of communication systems. Many algorithms are proposed to solve this problem. In general, these solutions process separately the chip sampling offset and phase rotation. In addition, most of proposed solutions can not assure a compromise between robustness criteria and low complexity for implementation in real time applications. In this paper we present an efficient algorithm for chip sampling and phase synchronization. This algorithm allows estimating and correcting jointly in real time, sampling instant and phase errors. The robustness and the low complexity of this algorithm are evaluated, firstly by simulation and then tested by real experimentation for UMTS standard. Simulation results show that the proposed algorithm provides very efficient compensation for sampling clock offset and phase rotation. A real time implementation is achieved, based on TigerSharc DSP, while using a complete UMTS transmission-reception chain. Experimental results show robustness in real conditions.

[1]  Stefan Parkvall,et al.  Propagation delay estimation in asynchronous direct-sequence code-division multiple access systems , 1996, IEEE Trans. Commun..

[2]  Luciano Tomba,et al.  Sensitivity of the MC-CDMA access scheme to carrier phase noise and frequency offset , 1999 .

[3]  Steven D. Blostein,et al.  Multiuser Delay-Tracking CDMA Receiver , 2002, EURASIP J. Adv. Signal Process..

[4]  Roger L. Peterson,et al.  Introduction to Spread Spectrum Communications , 1995 .

[5]  Ronald A. Iltis.  A DS-CDMA tracking mode receiver with joint channel/delay estimation and MMSE detection , 2001, IEEE Trans. Commun..

[6]  L. Rabiner,et al.  Optimum FIR Digital Filter Implementations for Decimation, Interpolation, and Narrow-Band Filtering , 1975 .

[7]  Leonard E. Miller,et al.  NASA systems engineering handbook , 1995 .

[8]  Floyd M. Gardner,et al.  Interpolation in digital modems. I. Fundamentals , 1993, IEEE Trans. Commun..

[9]  Jia-Chin Lin.  Low-complexity code tracking loop with chip-level differential detection for DS/SS receivers , 2000 .

[10]  L. Naviner,et al.  A DS-CDMA multi-stage inter-path interference canceller for high bit rates , 2004, Eighth IEEE International Symposium on Spread Spectrum Techniques and Applications - Programme and Book of Abstracts (IEEE Cat. No.04TH8738).

[11]  Ioannis Krikidis,et al.  Flexible and reconfigurable receiver architecture for WCDMA systems with low spreading factors , 2005 .

[12]  Rodger E. Ziemer,et al.  Introduction to digital communication , 1992 .

[13]  S. Tantaratana,et al.  Symbol synchronization for MC-CDMA using a timing estimator and a delay locked loop , 2005, IEEE International Symposium on Communications and Information Technology, 2005. ISCIT 2005..

[14]  Ramjee Prasad,et al.  An overview of CDMA evolution toward wideband CDMA , 1998, IEEE Communications Surveys & Tutorials.

[15]  Stevan M. Berber,et al.  A robust sequence synchronization unit for multi-user DS-CDMA chaos-based communication systems , 2007, Signal Process..

[16]  K. Raoof,et al.  Digital joint phase and sampling instant synchronisation for UMTS standard , 2005, IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics, 2005..

[17]  Stefan Parkvall,et al.  The Impact of Timing Errors on the Performance of Linear DS-CDMA Receivers , 1996, IEEE J. Sel. Areas Commun..

[18]  Matti Latva-aho,et al.  PARALLEL INTERFERENCE CANCELLATION BASED DELAY TRACKER FOR CDMA RECEIVERS , 2007 .