Synthesis experiments and performance metrics for evaluating the quality of IP blocks and megacells

A complete quantitative evaluation of the quality of more than one hundred implementations of SPARC processor core and its related circuitry, synthesized from VHDL descriptions, is presented in this paper as a demonstration example for selecting benchmark circuits, synthesis experiments with different tools and technologies, and performance metrics, for evaluating the quality of IP blocks and megacells. The methodology of the experiments conducted for these circuits can be applied to a wide range of other benchmark candidate circuits. The synthesis experiments are designed to fully explore the synthesis space and to analyze the impact of every synthesis step on the final design quality obtained.

[1]  Gunther Lehmann,et al.  A VHDL reuse workbench , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[2]  Michael Keating,et al.  Reuse Methodology Manual , 1999 .

[3]  James E. Smith,et al.  Complexity-Effective Superscalar Processors , 1997, ISCA.

[4]  Erik Stoy,et al.  Aspects on system-level design , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[5]  Bernard Laurent,et al.  Virtual components application and customization , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[6]  G.H. Buttner.  Setting up a retrieval system for design reuse - experiences and acceptance , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[7]  Richard Hersemeule,et al.  Fast prototyping: a system design flow for fast design, prototyping and efficient IP reuse , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[8]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[9]  Jean-Yves Roger,et al.  Technologies for the Information Society: Developments and Opportunities, , 1998 .

[10]  Manfred Koegst,et al.  A systematic analysis of reuse strategies for design of electronic circuits , 1998, Proceedings Design, Automation and Test in Europe.

[11]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[12]  Yervant Zorian,et al.  Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..

[13]  Niraj K. Jha,et al.  MOCSYN: multiobjective core-based single-chip system synthesis , 1999, DATE '99.

[14]  Jürgen Haase.  Design methodology for IP providers , 1999, DATE '99.

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  Interface-based design , 1997, DAC.

[16]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .