Power MOSFET Technology Roadmap Toward High Power Density Voltage Regulators for Next-Generation Computer Processors

A synchronous buck converter based multiphase architecture is evaluated to determine whether or not the most widespread voltage regulator (VR) topology can meet the power delivery requirements of next-generation computer processors. The applied analysis methodology relies on accurate device models for circuit simulations, where the power MOSFETs are central due to their primary relevance to power losses. The method is referred to as virtual design loop and aims at optimizing the overall system performance with minimum empirical efforts. This is successfully applied to the development of a power MOSFET technology offering outstanding dynamic and static performance characteristics in the application. From a system perspective, the limits of power density conversion will be explored for this and other emerging technologies that promise to open up a new paradigm in power integration capabilities.

[1]  R. Miftakhutdinov.  Optimal design of interleaved synchronous buck converter at high slew-rate load current transients , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[2]  R. van Dalen,et al.  Split-gate Resurf Stepped Oxide (RSO) MOSFETs for 25V applications with record low gate-to-drain charge , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[3]  Steven T. Peake,et al.  A novel high side FET with reduced switching losses , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[4]  Eduard Alarcon,et al.  Design and Roadmap Methodology for Integrated Power Modules in High Switching Frequency Synchronous Buck Voltage Regulators , 2009, 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition.

[5]  Steven T. Peake,et al.  Low voltage TrenchMOS combining low specific RDS(on) and QG FOM , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[6]  S.T. Peake,et al.  A Fully Realized `Field Balanced' TrenchMOS Technology , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[7]  Eduard Alarcon,et al.  Voltage Regulators for Next Generation Microprocessors , 2010 .

[8]  T. Lopez,et al.  Impact of gate voltage bias on reverse recovery losses of power MOSFETs , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..

[9]  T. Lopez,et al.  Method for the Analysis of Power MOSFET Losses in a Synchronous Buck Converter , 2006, 2006 12th International Power Electronics and Motion Control Conference.

[10]  J. Tihanyi,et al.  A new generation of high voltage MOSFETs breaks the limit line of silicon , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[11]  R. van Dalen,et al.  Industrialisation of Resurf Stepped Oxide Technology for Power Transistors , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.

[12]  T. Lopez,et al.  Accurate behavioural modelling of power MOSFETs based on device measurements and FE-simulations , 2005, 2005 European Conference on Power Electronics and Applications.

[13]  Jiin-Chuan Wu,et al.  A ripple control buck regulator with fixed output frequency , 2003 .

[14]  H.S.H. Chung,et al.  Fixed-frequency boundary control of buck converters with second-order switching surface , 2008, 2008 IEEE Power Electronics Specialists Conference.

[15]  T. Lopez,et al.  Accurate performance predictions of power MOSFETs in high switching frequency synchronous buck converters for VRM , 2008, 2008 IEEE Power Electronics Specialists Conference.

[16]  T. Lopez,et al.  Quality Factor in Resonant Gate Drivers , 2007, 2007 IEEE Power Electronics Specialists Conference.

[17]  R. Hueting,et al.  RESURF stepped oxide (RSO) MOSFET for 85V having a record-low specific on-resistance , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[18]  R. Miftakhutdinov,et al.  Analysis and optimization of synchronous buck converter at high slew-rate load current transients , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[19]  Adrianus Willem Ludikhuize,et al.  A review of RESURF technology , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).