An Efficient VLSI Architecture for MC Interpolation in AVC Video Coding
暂无分享,去创建一个
[1] Yoichi Yagasaki,et al. Adaptive MC interpolation for memory access reduction in JVT video coding , 2003, Seventh International Symposium on Signal Processing and Its Applications, 2003. Proceedings..
[2] Gary J. Sullivan,et al. Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..
[3] Gary J. Sullivan,et al. Performance comparison of video coding standards using Lagrangian coder control , 2002, Proceedings. International Conference on Image Processing.
[4] H. Samueli,et al. On the design of optimal equiripple FIR digital filters for data transmission applications , 1988 .
[5] Michael Stegherr,et al. Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .
[6] Faouzi Kossentini,et al. H.264/AVC baseline profile decoder complexity analysis , 2003, IEEE Trans. Circuits Syst. Video Technol..
[7] Thomas Wiegand,et al. Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .
[8] Gauthier Lafruit,et al. Initial memory complexity analysis of the AVC codec , 2002, IEEE Workshop on Signal Processing Systems.
[9] Nuno Roma,et al. A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation , 2001, VLSI-SOC.
[10] Debashis Bhattacharya,et al. Algorithms for low power and high speed fir filter realization using differential coefficients , 1997 .
[11] Kaushik Roy,et al. High-performance FIR filter design based on sharing multiplication , 2003, IEEE Trans. Very Large Scale Integr. Syst..