Memory Mapping Functions for Efficient Implementation of WDF Edges

Selection of a good memory architecture is a crucial step during embedded system design, since it heavily influences the required chip size, achievable throughput, and occurring power dissipation. This is particularly true in case of image processing applications because of the huge amounts of data that have to be processed.

[1]  Gerda Janssens,et al.  Multi-dimensional incremental loop fusion for data locality , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[2]  Hamid Barati,et al.  Delay and Energy Consumption Analysis of Conventional SRAM , 2008 .

[3]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[4]  Vincent Lefebvre.  Restructuration automatique des variables d'un programme en vue de sa parallélisation , 1998 .

[5]  Ching-Che Chung,et al.  Design of a 125/spl mu/W, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  H. De Man,et al.  Power exploration for data dominated video applications , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[7]  Gilles Villard,et al.  Lattice-Based Memory Allocation , 2005, IEEE Trans. Computers.

[8]  H. De Man,et al.  Global communication and memory optimizing transformations for low power signal processing systems , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[9]  Mahmut T. Kandemir,et al.  Reducing memory requirements of nested loops for embedded systems , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Qubo Hu,et al.  Hierarchical Memory Size Estimation for Loop Transformation and Data Memory Platform Optimization , 2007 .