A novel bus encoding scheme from energy and crosstalk efficiency perspective for AMBA based generic SoC systems

Interwire coupling is a major source of power consumption and delay faults for on-chip buses implemented in UDSM SoC systems. Elimination or minimization of such faults is crucial to the performance and reliability of SoC designs. This paper presents a new on-chip bus encoding scheme targeting high performance generic SoC systems. In addition to its efficiency in terms of power, the scheme reduces delay faults by completely eliminating the most critical type of crosstalk coupling that causes three adjacent wires to undergo Miller-like transition simultaneously. The paper describes the technique, its implementation (using the widely adopted AMBA-AHB SoC bus standard) and provides results indicating between 24% to 38% energy saving for systems implemented in 0.18 /spl mu/m CMOS technology.

[1]  Chun-Gi Lyuh,et al.  Low power bus encoding with crosstalk delay elimination [SoC] , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[2]  Enrico Macii,et al.  Wire placement for crosstalk energy minimization in address buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Luca Benini,et al.  Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.

[4]  C. Forzan,et al.  Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting , 1998 .

[5]  Malgorzata Marek-Sadowska,et al.  Crosstalk Reduction by Transistor Sizing , 1999, ASP-DAC.

[6]  Anantha Chandrakasan,et al.  Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[7]  Jörg Henkel,et al.  Enhancing signal integrity through a low-overhead encoding scheme on address buses , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[8]  Anantha P. Chandrakasan,et al.  Low power bus coding techniques considering inter-wire capacitances , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[9]  Chunjie Duan,et al.  Analysis and avoidance of cross-talk in on-chip buses , 2001, HOT 9 Interconnects. Symposium on High Performance Interconnects.

[10]  Hiroto Yasuura,et al.  A bus delay reduction technique considering crosstalk , 2000, DATE '00.

[11]  Taewhan Kim.  Low Power Bus Encoding with Crosstalk Delay Elimination , 2002 .

[12]  Taewhan Kim,et al.  Bus-invert coding for low-power I/O - a decomposition approach , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[13]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Kurt Keutzer,et al.  Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[15]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[16]  Tughrul Arslan,et al.  Bus encoding architecture for low-power implementation of an AMBA-based SoC platform , 2002 .