论文信息 - High Speed, Low Power Four-Quadrant CMOS Current-Mode Multiplier

High Speed, Low Power Four-Quadrant CMOS Current-Mode Multiplier

In this paper a new CMOS current-mode four- quadrant analog multiplier and divider circuit based on squarer circuit is proposed. The dual translinear loops is the basic building block in realization scheme. Supply voltage is 3.3 V. The major advantages of this multiplier are high speed, low power, high linearity and less dc offset error. The circuit is designed and simulated using HSPICE simulator by level 49 parameters (BSIM3v3) in 0.35 mum standard CMOS technology. The simulation results of analog multiplier demonstrate a linearity error of 1.1%, a THD of 0.97% in 1 MHz, a -3 dB bandwidth of 41.8 MHz and a maximum power consumption of 0.34 mW.

Abdollah Khoei | Khayrollah Hadidi | Ali Naderi

[1] K. Bult,et al. A CMOS Four-Quadrant Analog Multiplier , 1986 .

[2] Cheng-Chieh Chang,et al. CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs , 1995 .

[3] P. Loumeau,et al. Four-quadrant class AB CMOS current multiplier , 1996 .

[4] Chee Yee Kwok,et al. A novel multi-input floating-gate MOS four-quadrant analog multiplier , 1996, IEEE J. Solid State Circuits.

[5] Zheng Tang,et al. Four-quadrant CMOS current-mode multiplier independent of device parameters , 2000 .

[6] Antonio J. López-Martín,et al. Current-Mode Multiplier/Divider Circuits Based on the MOS Translinear Principle , 2001 .

[7] Montree Kumngern,et al. Versatile Dual-Mode Class-AB Four-Quadrant Analog Multiplier , 2008 .