Strictly Non-Blocking Conditions for the Central-Stage Buffered Clos-Network
暂无分享,去创建一个
We consider using the Clos-network to scale high performance routers, especially the space-memory-space (SMS) packet switches. In circuit switching, the Clos-network is responsible for pure connections and the internal links are the only blocking sources. In packet switching, however, the buffers cause additional blockings. In this letter, we first propose a scalable packet switch architecture that we call the central-stage buffered Clos-network (CBC). Then, we analyze the memory requirements for the CBC to be strictly non-blocking, especially for emulating an output-queuing packet switch. Results show that even with the additional memory blockings the CBC still inherits advantages from the Clos-network, e.g., modular design and cost efficiency.
[1] Hung-Hsiang Jonathan Chao,et al. Next generation routers , 2002, Proc. IEEE.
[2] Nick McKeown,et al. The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.
[3] Rui Zhang,et al. Routers with a single stage of buffering , 2002, SIGCOMM '02.
[4] Nick McKeown,et al. Matching output queueing with a combined input/output-queued switch , 1999, IEEE J. Sel. Areas Commun..
[5] Charles Clos,et al. A study of non-blocking switching networks , 1953 .