Electrically reconfigurable logic design using multi-gate spin Field Effect Transistors

Abstract In this paper, triple- and quadruple-gate spin-FETs are proposed and later Verilog-A model files of the modelled devices have been created and included in HSPICE tool to obtain various 2-input and 3-input logic functions. Different logic functions are obtained from a single multi-gate spin-FET by changing control voltage at one of the gate terminal, while applying inputs at the other gate terminals. Only one triple-gate and quadruple-gate spin-FETs are employed to implement various 2-input and 3-input logic functions respectively. The implemented functions also include 3-input XOR and majority gate functions which form the sum and carry of full-adder circuit. Besides, the achievement of higher-order logic functions has been demonstrated by cascading the multi-gate spin FETs. In addition, the effect of channel length for obtaining different logic functions has been considered in the paper. The operations of the logic circuits have been verified using HSPICE simulation software.

[1]  S. Datta,et al.  Electronic analog of the electro‐optic modulator , 1990 .

[2]  Rajesh Mehra,et al.  Low-power and high-speed 13T SRAM cell using FinFETs , 2017, IET Circuits Devices Syst..

[3]  S. Sugahara,et al.  Novel Reconfigurable Logic Gates Using Spin Metal–Oxide–Semiconductor Field-Effect Transistors , 2004, cond-mat/0409262.

[4]  S. Slesazeck,et al.  Impact of Scaling on the Performance of HfO2-Based Ferroelectric Field Effect Transistors , 2014, IEEE Transactions on Electron Devices.

[5]  L. J. Sham,et al.  Spin-based logic in semiconductors for reconfigurable large-scale circuits , 2007, Nature.

[6]  Satoshi Sugahara,et al.  Reconfigurable logic gates using single electron spin transistors , 2007 .

[7]  Chulwoo Kim,et al.  Spin-Based Complementary Logic Device Using Datta–Das Transistors , 2015, IEEE Transactions on Electron Devices.

[8]  Ronald F. DeMara,et al.  Heterogeneous energy-sparing reconfigurable logic: spin-based storage and CNFET-based multiplexing , 2017, IET Circuits Devices Syst..

[9]  W. C. Johnson,et al.  The influence of debye length on the C-V measurement of doping profiles , 1971 .

[10]  Xuanyao Fong,et al.  R-MRAM: A ROM-Embedded STT MRAM Cache , 2013, IEEE Electron Device Letters.

[11]  V. Saxena,et al.  Reconfigurable Threshold Logic Gates using memristive devices , 2012, 2012 IEEE Subthreshold Microelectronics Conference (SubVT).

[12]  M. Tanaka,et al.  MOS-Based Spin Devices for Reconfigurable Logic , 2007, IEEE Transactions on Electron Devices.

[13]  D. Escande,et al.  Direct path from microscopic mechanics to Debye shielding, Landau damping and wave-particle interaction , 2014, 1409.4323.

[14]  S. Sugahara.  Spin MOSFETs as a basis for integrated spin-electronics , 2005, 5th IEEE Conference on Nanotechnology, 2005..

[15]  Mohammad Kazemi,et al.  An electrically reconfigurable logic gate intrinsically enabled by spin-orbit materials , 2017, Scientific Reports.

[16]  Fred J Sigworth,et al.  Importance of the Debye screening length on nanowire field effect transistor sensors. , 2007, Nano letters.

[17]  Sachin S. Sapatnekar,et al.  Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor , 2015, Proceedings of the IEEE.