An extended class of acyclically testable circuits
暂无分享,去创建一个
[1] Hideyuki Ichihara,et al. A Method of Test Generation for Acyclic Sequential Circuits Using Single Stuck-at Fault Combinational ATPG , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[2] P. Goel. Test Generation Costs Analysis and Projections , 1980, 17th Design Automation Conference.
[3] Hideo Fujiwara. A New Class of Sequential Circuits with Combinational Test Generation Complexity , 2000, IEEE Trans. Computers.
[4] Chia Yee Ooi,et al. Classification of Sequential Circuits Based on τ^k Notation and Its Applications(VLSI Systems) , 2005 .
[5] Chia Yee Ooi,et al. A New Class of Sequential Circuits with Acyclic Test Generation Complexity , 2006, 2006 International Conference on Computer Design.
[6] Melvin A. Breuer,et al. The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.