Routability Driven Via Assignment Method for 2-Layer Ball Grid Array Packages

Ball Grid Array packages in which I/O pins are arranged in a grid array pattern realize a number of connections between chips and a printed circuit board, but it takes much time in manual routing. We propose a fast routing method for 2-layer Ball Grid Array packages that iteratively modifies via assignment. In experiments, in most cases, via assignment and global routing on both of layers in which all nets are realized and the violation of wire congestion on layer 1 is small are speedily obtained.

[1]  Ernest S. Kuh,et al.  Double-row planar routing and permutation layout , 1982, Networks.

[2]  W. Wei-Ming Dai,et al.  Single-layer fanout routing and routability analysis for ball grid arrays , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Tatsuo Ohtsuki,et al.  A BGA Package Routing Algorithm on Sketch Layout System , 1997 .

[4]  Atsushi Takahashi,et al.  A Via Assignment and Global Routing Method for 2-Layer Ball Grid Array Packages , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[5]  Atsushi Takahashi,et al.  Global routing by iterative improvements for two-layer ball grid array packages , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Chia-Chun Tsai,et al.  An even wiring approach to the ball grid array package routing , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[7]  Ernest S. Kuh,et al.  On optimum single row routing , 1979 .

[8]  Atsushi Takahashi,et al.  Routability driven modification method of monotonic via assignment for 2-layer Ball Grid Array packages , 2008, 2008 Asia and South Pacific Design Automation Conference.

[9]  Yao-Wen Chang,et al.  A routing algorithm for flip-chip design , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[10]  Yao-Wen Chang,et al.  An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.