Effect of Device Layout on the Stability of RF MOSFETs

<?Pub Dtl?>In this paper, the stability of RF MOSFETs is investigated in terms of the stability-factor (<formula formulatype="inline"><tex Notation="TeX">$k$</tex> </formula>-factor) for various layout schemes and device dimensions based on two different RFCMOS technologies. To systematically analyze the effect of small-signal device model parameters on RF MOSFET stability, the expression for <formula formulatype="inline"><tex Notation="TeX">$k$</tex></formula>-factor is derived as a function of the small-signal model parameters of RF MOSFETs. Based on the expression, the effect of small-signal model parameters on the stability of RF MOSFETs is explored along with its bias dependence. In addition, the effect of wiring schemes, number of gate fingers, gate finger pitch, and gate length is examined based on various device structures. It is shown that the transconductance and capacitances are the dominant device parameters to determine the stability of RF MOSFETs. The result also indicates that the stability of RF MOSFETs is strongly affected by the details of layout scheme and lateral dimension. Additionally, it was found that there is a tradeoff between device stability and speed. This study is expected to serve a guideline for the device design and optimization for stable operation of RF MOSFETs and circuits based on them.

[1]  Jiong-Guang Su,et al.  An investigation on RF CMOS stability related to bias and scaling , 2002 .

[2]  S.-C. Chen,et al.  Wiring Effect Optimization in 65-nm Low-Power NMOS , 2008, IEEE Electron Device Letters.

[3]  Hyungcheol Shin,et al.  $f_{\max}$ Improvement by Controlling Extrinsic Parasitics in Circuit-Level MOS Transistor , 2009, IEEE Electron Device Letters.

[4]  J. Rollett.  Stability and Power-Gain Invariants of Linear Twoports , 1962 .

[5]  G. D. Vendelin,et al.  Circuit model for the GaAs m.e.s.f.e.t. valid to 12 GHz , 1975 .

[6]  Kazuhiko Honjo,et al.  Design considerations for millimeter-wave power HBTs based on gain performance analysis , 1998 .

[7]  Zhenqiang Ma,et al.  On the operation configuration of SiGe HBTs based on power gain analysis , 2005, IEEE Transactions on Electron Devices.

[8]  Kiat Seng Yeo,et al.  RFCMOS Unit Width Optimization Technique , 2007, IEEE Transactions on Microwave Theory and Techniques.

[9]  Jae-Sung Rieh,et al.  The Effect of Device Layout Schemes on RF Performance of Multi-Finger MOSFETs , 2012, IEICE Trans. Electron..

[10]  Ehsan Afshari,et al.  High Power Terahertz and Millimeter-Wave Oscillator Design: A Systematic Approach , 2011, IEEE Journal of Solid-State Circuits.

[11]  Wooyeol Choi,et al.  Scalable Small-Signal Modeling of RF CMOS FET Based on 3-D EM-Based Extraction of Parasitic Effects and Its Application to Millimeter-Wave Amplifier Design , 2009, IEEE Transactions on Microwave Theory and Techniques.

[12]  B. Jagannathan,et al.  Record RF performance of 45-nm SOI CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.

[13]  M. Chan,et al.  Effects of layout methods of RFCMOS on noise performance , 2005, IEEE Transactions on Electron Devices.

[14]  T. Tatsumi,et al.  Geometry Optimization of Sub-100nm Node RF CMOS Utilizing Three Dimensional TCAD Simulation , 2006, 2006 European Solid-State Device Research Conference.

[15]  Hyungcheol Shin,et al.  A simple and analytical parameter-extraction method of a microwave MOSFET , 2002 .

[16]  J. Rizk,et al.  RF CMOS technology scaling in High-k/metal gate era for RF SoC (system-on-chip) applications , 2010, 2010 International Electron Devices Meeting.