论文信息 - Mapping of DSP Algorithms on Field Programmable Function Arrays

Mapping of DSP Algorithms on Field Programmable Function Arrays

This position paper discusses reconfigurability issues in low-power hand-held multimedia systems. A reconfigurable systems-architecture is introduced, with a focus on a Field Programmable Function Array (FPFA). Application domain specific algorithms determine the granularity of FPFA processor tiles. Several algorithms are discussed and mapped onto a FPFA processor tile.

[1] William J. Dally,et al. A bandwidth-efficient architecture for media processing , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.

[2] D. Burger,et al. Billion-Transistor Architectures , 1997, Computer.

[3] Paul J.M. Havinga,et al. Mobile Multimedia Systems , 2002 .

[4] Paul J.M. Havinga,et al. Low cost & fast turnaround: reconfigurable Graph-Based execution units , 1998 .

[5] Jan M. Rabaey,et al. Exploiting regularity for low-power design , 1996, ICCAD 1996.

[6] Mani B. Srivastava,et al. Advances in wireless terminals , 1999, IEEE Wirel. Commun..

[7] Jaap Smit,et al. On the energy complexity of the FFT , 1995 .

[8] Eric A. Kusse. Analysis and Circuit Design for Low Power Programmable Logic Modules , 2001 .