Building Blocks for Sampling and Digitization in High-speed Communication Systems

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . x

[1]  Song-Hee Paik,et al.  A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications , 2013, IEEE Journal of Solid-State Circuits.

[2]  A. Hajimiri,et al.  The Design of Low Noise Oscillators , 1999 .

[3]  A. Ismail,et al.  CMOS differential LC oscillator with suppressed up-converted flicker noise , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Ali Hajimiri,et al.  Statistical analysis of integrated passive delay lines , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[5]  Bernhard E. Boser,et al.  The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .

[6]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[7]  Y. Palaskas,et al.  A 4GS/s 4b Flash ADC in 0.18/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  TRANSFORMERS CHOKES.  Thermionic Valve Circuits , 1944, Nature.

[9]  Eric A. M. Klumperink,et al.  Tunable High-Q N-Path Band-Pass Filters: Modeling and Verification , 2011, IEEE Journal of Solid-State Circuits.

[10]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Hajime Shibata,et al.  15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[12]  Michael Le,et al.  A 5.4GS/s 12b 500mW pipeline ADC in 28nm CMOS , 2013, 2013 Symposium on VLSI Circuits.

[13]  C. Desset,et al.  A Low-Complexity, Low-Phase-Noise, Low-Voltage Phase-Aligned Ring Oscillator in 90 nm Digital CMOS , 2009, IEEE Journal of Solid-State Circuits.

[14]  Matthew Martin,et al.  A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[15]  I. W. Sandberg,et al.  An alternative approach to the realization of network transfer functions: The N-path filter , 1960 .

[16]  Xi Chen,et al.  27.6 A 4GS/s 13b pipelined ADC with capacitor and amplifier sharing in 16nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[17]  Bo Zhang,et al.  A 195mW / 55mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb/s serial links in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[18]  Walt Kester,et al.  The data conversion handbook , 2005 .

[19]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[20]  Tao Wang,et al.  26.6 A 5GS/S 150mW 10b SHA-less pipelined/SAR hybrid ADC in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[21]  Patrick Satarzadeh,et al.  A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[22]  Stéphane Le Tual,et al.  22.3 A 20GHz-BW 6b 10GS/s 32mW time-interleaved SAR ADC with Master T&H in 28nm UTBB FDSOI technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[23]  Edgar Sánchez-Sinencio,et al.  Multiloop High-Power-Supply-Rejection Quadrature Ring Oscillator , 2012, IEEE Journal of Solid-State Circuits.

[24]  Ying-Zu Lin,et al.  A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802.11ac Applications in 20 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[25]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .