Low-power CMOS with subvolt supply voltages

We first present a circuit taxonomy along the space and time dimensions, which is useful for classifying generic low-power techniques, followed by an analysis of optimal power supply and threshold voltages and transistor sizing for minimizing the energy-delay product of a class of complementary metal-oxide-semiconductor (CMOS) digital circuits.

[1]  Chi-Ying Tsui,et al.  Towards the capability of providing power-area-delay trade-off at the register transfer level , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[2]  Jeffrey D Ullma.  Computational Aspects of VLSI , 1984 .

[3]  Mark C. Johnson,et al.  Design and optimization of low voltage high performance dual threshold CMOS circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Azeez J. Bhavnagarwala,et al.  Minimum supply voltage for bulk Si CMOS GSI , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[5]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[6]  Mary Jane Irwin,et al.  Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint , 1995, ISLPED '95.

[7]  Massoud Pedram,et al.  Power conscious CAD tools and methodologies: a perspective , 1995, Proc. IEEE.

[8]  Sarma B. K. Vrudhula,et al.  Static power optimization of deep submicron CMOS circuits for dual VT technology , 1998, ICCAD.

[9]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[10]  Jason Cong,et al.  Simultaneous driver and wire sizing for performance and power optimization , 1994, ICCAD.

[11]  B. Hoefflinger,et al.  A parametric short-channel MOS transistor model for subthreshold and strong inversion current , 1984, IEEE Journal of Solid-State Circuits.

[12]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[13]  Mircea R. Stan.  Optimal voltages and sizing for low power [CMOS VLSI] , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[14]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[15]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[16]  Vivek De,et al.  Effects of random MOSFET parameter fluctuations on total power consumption , 1996, ISLPED.

[17]  Ram Krishnamurthy,et al.  Exploring the design space of mixed swing quadrail for low-power digital circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[18]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[19]  Chi-Ying Tsui,et al.  Towards the capability of providing power-area-delay trade-off at the register transfer level , 1998, ISLPED '98.

[20]  Daniel Auvergne,et al.  Explicit evaluation of short circuit power dissipation for CMOS logic structures , 1995, ISLPED '95.

[21]  M. Shur,et al.  Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs , 1993 .

[22]  Masayuki Miyazaki,et al.  A delay distribution squeezing scheme with speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) for low voltage LSIs , 1998, ISLPED '98.

[23]  J. Burr,et al.  Ultra low power CMOS technology , 1991 .

[24]  Michael Orshansky,et al.  Direct sampling methodology for statistical analysis of scaled CMOS technologies , 1999 .

[25]  Earl E. Swartzlander,et al.  Estimating the power consumption of CMOS adders , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[26]  Mircea R. Stan.  Optimal Voltages and Sizing for Low Power , 1999 .

[27]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[28]  Ross Baldick,et al.  A sequential quadratic programming approach to concurrent gate and wire sizing , 1995, ICCAD.

[29]  Atila Alvandpour,et al.  Low power and low voltage CMOS digital circuit techniques , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[30]  Atila Alvandpour,et al.  Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[31]  Syed A. Rizvi.  Analyzing the tolerance and controls on critical dimensions and overlays as prescribed by the National Technology Roadmap for Semiconductors , 1997, Other Conferences.