Self-aligned gate JFET modeling and characterisation

An approach with a self-aligned gate JFET, enabling device isolation and integration with standard planar discrete device technology, is studied. Process modeling together with 2D device modeling provide adequate information for test structure design and fabrication. Measured results on fabricated test structures prove correct device operation and are in reasonable agreement with predictions from modeling.