A Large-Scale Architecture for Restricted Boltzmann Machines
暂无分享,去创建一个
[1] Srihari Cadambi,et al. A Massively Parallel Digital Learning Processor , 2008, NIPS.
[2] Paul Chow,et al. A multi-FPGA architecture for stochastic Restricted Boltzmann Machines , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[3] Rajat Raina,et al. Large-scale deep unsupervised learning using graphics processors , 2009, ICML '09.
[4] Honglak Lee,et al. Convolutional deep belief networks for scalable unsupervised learning of hierarchical representations , 2009, ICML '09.
[5] W. E. Blanz,et al. GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .
[6] Jihan Zhu,et al. FPGA Implementations of Neural Networks - A Survey of a Decade of Progress , 2003, FPL.
[7] Kunle Olukotun,et al. A highly scalable Restricted Boltzmann Machine FPGA implementation , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[8] Geoffrey E. Hinton,et al. Modeling Human Motion Using Binary Latent Variables , 2006, NIPS.
[9] Paul Chow,et al. A high-performance FPGA architecture for restricted boltzmann machines , 2009, FPGA '09.
[10] Yee Whye Teh,et al. A Fast Learning Algorithm for Deep Belief Nets , 2006, Neural Computation.
[11] Robert A. van de Geijn,et al. High-performance implementation of the level-3 BLAS , 2008, TOMS.
[12] Demessie Girma,et al. Artificial Neural Network Implementation on a Fine-Grained FPGA , 1994, FPL.