3-D System-on-System (SoS) Biomedical-Imaging Architecture for Health-Care Applications

This paper presents the implementation of a 3-D architecture for a biomedical-imaging system based on a multilayered system-on-system structure. The architecture consists of a complementary metal-oxide semiconductor image sensor layer, memory, 3-D discrete wavelet transform (3D-DWT), 3-D Advanced Encryption Standard (3D-AES), and an RF transmitter as an add-on layer. Multilayer silicon (Si) stacking permits fabrication and optimization of individual layers by different processing technology to achieve optimal performance. Utilization of through silicon via scheme can address required low-power operation as well as high-speed performance. Potential benefits of 3-D vertical integration include an improved form factor as well as a reduction in the total wiring length, multifunctionality, power efficiency, and flexible heterogeneous integration. The proposed imaging architecture was simulated by using Cadence Spectre and Synopsys HSPICE while implementation was carried out by Cadence Virtuoso and Mentor Graphic Calibre.

[1]  Payman Zarkesh-Ha,et al.  Global interconnect design in a three-dimensional system-on-a-chip , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Al Wegener.  Compression of Medical Sensor Data [Exploratory DSP] , 2010, IEEE Signal Processing Magazine.

[3]  Kiwon Lee,et al.  Implementation of 3D discrete wavelet scheme for space-borne imagery classification and its application , 2007, 2007 IEEE International Geoscience and Remote Sensing Symposium.

[4]  Eby G. Friedman,et al.  Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits , 2009, Proceedings of the IEEE.

[5]  A. El Gamal,et al.  A 640/spl times/512 CMOS image sensor with ultra wide dynamic range floating-point pixel-level ADC , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[6]  Masahiro Iwahashi,et al.  A New Unified Lossless/Lossy Image Compression Based on a New Integer DCT , 2005, IEICE Trans. Inf. Syst..

[7]  K. Eshraghian,et al.  The fourth element: characteristics, modelling and electromagnetic theory of the memristor , 2010, Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[8]  P.T. Vanathi,et al.  Comparative analysis of low power high performance flip–flops in the 0.13µm technology , 2007, 15th International Conference on Advanced Computing and Communications (ADCOM 2007).

[9]  Thierry Blu,et al.  Fast interscale wavelet denoising of Poisson-corrupted images , 2010, Signal Process..

[10]  Kyoung-Rok Cho,et al.  High dynamic range CMOS image sensor with conditional reset , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[11]  Christoforos E. Kozyrakis,et al.  How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level , 2000, DATE '00.

[12]  James D. Meindl.  Interconnect limits on gigascale integration , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).

[13]  Diederik Verkest,et al.  3-D Technology Assessment: Path-Finding the Technology/Design Sweet-Spot , 2009, Proceedings of the IEEE.

[14]  Omid Fatemi,et al.  Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme , 2005 .

[15]  Mostafa Rahimi Azghadi,et al.  Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[16]  Dunshan Yu,et al.  An Efficient VLSI Implementation of Distributed Architecture for DWT , 2006, 2006 IEEE Workshop on Multimedia Signal Processing.

[17]  Takashi Kohriki,et al.  Performance study of SOI monolithic pixel detectors for X-ray application , 2011 .

[18]  Bengt Oelmann,et al.  Unary-prefixed encoding of lengths of consecutive zeros in bit vector , 2005 .

[19]  Qiyin Fang,et al.  CMOS Image Sensors for High Speed Applications , 2009, Sensors.

[20]  Daniel Matolin,et al.  A QVGA 143dB dynamic range asynchronous address-event PWM dynamic image sensor with lossless pixel-level video compression , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[21]  Christian Olivier,et al.  Performance evaluation of wavelet based coders on brain MRI volumetric medical datasets for storage and wireless transmission , 2007 .

[22]  Danny Crookes,et al.  Area-efficient high-speed 3D DWT processor architecture , 2007 .

[23]  Amine Bermak,et al.  Compressive Acquisition CMOS Image Sensor: From the Algorithm to Hardware Implementation , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  M. Van Hove,et al.  Performance Comparison of Interconnect Technology and Architecture Options for Deep Submicron Technology Nodes , 2006, 2006 International Interconnect Technology Conference.

[25]  Panu Hämäläinen,et al.  Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[26]  Robert Patti,et al.  Techniques for Producing 3D ICs with High-Density Interconnect , 2004 .

[27]  Kaustav Banerjee,et al.  Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.

[28]  Bernd Girod,et al.  What's wrong with mean-squared error? , 1993 .

[29]  Ravi Mahajan,et al.  On-chip cooling by superlattice-based thin-film thermoelectrics. , 2009, Nature nanotechnology.

[30]  A. Bermak,et al.  Robust Intermediate Read-Out for Deep Submicron Technology CMOS Image Sensors , 2008, IEEE Sensors Journal.

[31]  Yao-hua Xie,et al.  Image Compression Based on Classification Row by Row and LZW Encoding , 2008, 2008 Congress on Image and Signal Processing.

[32]  Nanning Zheng,et al.  VLSI Design of a High-Speed and Area-Efficient JPEG2000 Encoder , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[33]  Liang-Gee Chen,et al.  Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform , 2004, IEEE Transactions on Signal Processing.

[34]  Mitsumasa Koyanagi,et al.  High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.

[35]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[36]  Yoon-Ki HONG,et al.  Three-Dimensional Discrete Wavelet Transform ( DWT ) Based On Unary Arithmetic , 2010 .

[37]  Barry Fowler,et al.  A 640×512 CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC , 1999 .

[38]  Panos Nasiopoulos,et al.  Efficient Lossless Compression of 4-D Medical Images Based on the Advanced Video Coding Scheme , 2008, IEEE Transactions on Information Technology in Biomedicine.

[39]  E. Beyne.  3D interconnection and packaging: impending reality or still a dream? , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[40]  D. Crookes,et al.  FPGA implementation of 3D discrete wavelet transform for real-time medical imaging , 2007, 2007 18th European Conference on Circuit Theory and Design.