FabFetch: A Synthesizable RTL Model of a Pipelined Instruction Fetch Unit for Superscalar Processors.

[1]  André Seznec,et al.  Effective ahead pipelining of instruction block address generation , 2003, ISCA '03.

[2]  Daniel A. Jiménez,et al.  Dynamic branch prediction with perceptrons , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[3]  Alan Jay Smith,et al.  Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.

[4]  Daniel A. Jiménez,et al.  Reconsidering complex branch predictors , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..

[5]  David Kaeli,et al.  A reliable return address stack: microarchitectural features to defeat stack smashing , 2005, CARN.

[6]  Brad Calder,et al.  Automatically characterizing large scale program behavior , 2002, ASPLOS X.

[7]  Pascal Sainrat,et al.  Multiple-block ahead branch predictors , 1996, ASPLOS VII.

[8]  Tanmay Shah.  FabMem: A Multiported RAM and CAM Compiler for Superscalar Design Space Exploration. , 2010 .

[9]  Karel Driesen,et al.  Accurate indirect branch prediction , 1998, ISCA.

[10]  Kevin Skadron,et al.  Power-aware branch prediction: characterization and design , 2004, IEEE Transactions on Computers.

[11]  Margaret Martonosi,et al.  Improving prediction for procedure returns with return-address-stack repair mechanisms , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.