论文信息 - IC implementation of spike-timing-dependent synaptic plasticity model using low capacitance value

IC implementation of spike-timing-dependent synaptic plasticity model using low capacitance value

A number of recent studies on neural networks have been conducted with the purpose of applying engineering to the brain. An artificial neural networks (ANNs) were created that focus on how learning is achieved. In this paper, we focus on spike-timing-dependent synaptic plasticity (STDP) and construct an STDP model using semiconductors. We propose a new STDP model using a low capacitance value with CMOS technology, and show that the proposed integrated circuit has similar characteristics to biological neural networks.

Yoshifumi Sekine | Katsutoshi Saeki | Daichi Yamashita

[1] Giacomo Indiveri,et al. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[2] G. Bi,et al. Temporal modulation of spike-timing-dependent plasticity , 2022 .

[3] G. Bi,et al. Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type , 1998, The Journal of Neuroscience.

[4] Andrew S. Cassidy,et al. Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization , 2013, Neural Networks.