Implementation and analysis of configurable Real Time Address Trace Compressor for embedded microprocessors

Real-Time Address Trace Compression (RTATC) is a very useful method for debugging or analyzing software programs running on a processor-based system. Address trace compression means that the instruction addresses, which are produced in the instruction-fetch stage of the microprocessor, are compressed and out putted for later reconstruction and analysis. This paper presents a kind of RTATC method which includes three phases: branch filtering, address encoding and address compressing. A synthesizable RTL code for this method is constructed and integrated with a DSP&CPU processor to analyze the compressing effect and evaluate the hardware cost. The results show that our hardware is capable of real-time compression and achieving a very high compression ratio.

[1]  Ing-Jer Huang,et al.  Reconfigurable real-time address trace compressor for embedded microprocessors , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[2]  Abraham Lempel,et al.  A universal algorithm for sequential data compression , 1977, IEEE Trans. Inf. Theory.

[3]  Donal Heffernan,et al.  Emerging on-ship debugging techniques for real-time embedded systems , 2000 .

[4]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[5]  Eric E. Johnson,et al.  Lossless Trace Compression , 2001, IEEE Trans. Computers.

[6]  Klaus D. McDonald-Maier,et al.  Debug support strategy for systems-on-chips with multiple processor cores , 2006, IEEE Transactions on Computers.