9.5 A 13.5b-ENOB Second-Order Noise-Shaping SAR with PVT-Robust Closed-Loop Dynamic Amplifier
暂无分享,去创建一个
Nan Sun | David Z. Pan | Wei Shi | Linxiao Shen | Xiyuan Tang | Wenda Zhao | Xiangxing Yang | Abhishek Mukherjee | Jiaxin Liu | Chen-Kai Hsu | D. Pan | Nan Sun | Xiyuan Tang | Jiaxin Liu | Linxiao Shen | Wenda Zhao | Abhishek Mukherjee | Wei Shi | Xiangxing Yang | Chen-Kai Hsu
[1] Michael P. Flynn,et al. A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.
[2] Chun-Cheng Liu,et al. 28.1 A 0.46mW 5MHz-BW 79.7dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[3] Michael P. Flynn,et al. A 90MS/s 11MHz bandwidth 62dB SNDR noise-shaping SAR ADC , 2012, 2012 IEEE International Solid-State Circuits Conference.
[4] Nan Sun,et al. A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting , 2019, IEEE Journal of Solid-State Circuits.
[5] Nan Sun,et al. An Energy-Efficient Comparator with Dynamic Floating Inverter Pre-Amplifier , 2019, 2019 Symposium on VLSI Circuits.
[6] Ying-Zu Lin,et al. 20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).
[7] Tien-Yu Lo,et al. 27.2 an oversampling SAR ADC with DAC mismatch error shaping achieving 105dB SFDR and 101dB SNDR over 1kHz BW in 55nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[8] Nan Sun,et al. A 13-ENOB 2nd-order noise-shaping SAR ADC realizing optimized NTF zeros using an error-feedback structure , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[9] Kofi A. A. Makinwa,et al. A Capacitively Degenerated 100-dB Linear 20–150 MS/s Dynamic Amplifier , 2018, IEEE Journal of Solid-State Circuits.