A high speed open source controller for FPGA Partial Reconfiguration
暂无分享,去创建一个
[1] Bin Zhang,et al. A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.
[2] Kizheppatt Vipin,et al. Efficient region allocation for adaptive partial reconfiguration , 2011, 2011 International Conference on Field-Programmable Technology.
[3] Juanjo Noguera,et al. Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).
[4] Zhiyuan Li,et al. Configuration Compression for Virtex FPGAs , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).
[5] Alessandro Forin,et al. Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller (abstract only) , 2010, FPGA '10.
[6] Axel Jantsch,et al. Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[7] Scott Hauck,et al. Performance of partial reconfiguration in FPGA systems: A survey and a cost model , 2011, TRETS.
[8] Jean-Didier Legat,et al. An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications , 2008, EURASIP J. Embed. Syst..
[9] Scott Hauck,et al. Configuration prefetch for single context reconfigurable coprocessors , 1998, FPGA '98.
[10] Jim Tørresen,et al. High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.
[11] Walter Stechele,et al. A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.
[12] Kizheppatt Vipin,et al. Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration , 2012, ARC.
[13] Linda Doyle,et al. Development Framework for Implementing FPGA-Based Cognitive Network Nodes , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.