论文信息 - Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed I-V and NW scaling

Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed I-V and NW scaling

We present gate all around strained Si (sSi) nanowire array TFETs with high ION (64μA/μm at VDD=1.0V). Pulsed I-V measurements provide small SS and record I60 of 1×10-2μA/μm at 300K due to the suppression of trap assisted tunneling (TAT). Scaling the nanowires to 10 nm diameter greatly suppresses the impact of TAT and improves SS and ION. Transient analysis of complementary TFET inverters demonstrates experimentally for the first time that device scaling and improved electrostatics yields to faster time response.

[1] Drive current enhancement in p-tunnel FETs by optimization of the process conditions , 2011 .

[2] W. Riess,et al. Silicon Nanowire Tunnel FETs: Low-Temperature Operation and Influence of High- $k$ Gate Dielectric , 2011, IEEE Transactions on Electron Devices.

[3] Adrian M. Ionescu,et al. Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[4] N. Singh,et al. CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With $\leq 50$-mV/decade Subthreshold Swing , 2011, IEEE Electron Device Letters.

[5] L. Selmi,et al. Investigation of Strain Engineering in FinFETs Comprising Experimental Analysis and Numerical Simulations , 2011, IEEE Transactions on Electron Devices.

[6] S. Trellenkamp,et al. Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.

[7] Rita Rooyackers,et al. Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction Tunnel-FETs , 2013 .