Implementation of area efficient H.264/AVC CAVLC decoder
暂无分享,去创建一个
[1] Jar-Ferr Yang,et al. Low power design of H.264 CAVLC decoder , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[2] Yong Ho Moon,et al. An efficient decoding of CAVLC in H.264/AVC video coding standard , 2005, IEEE Trans. Consumer Electron..
[3] Jiun-In Guo,et al. A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[4] Yu Hen Hu,et al. Multiple-Symbol Parallel CAVLC Decoder for H.264/AVC , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.
[5] K. Rijkse,et al. H.263: video coding for low-bit-rate communication , 1996, IEEE Commun. Mag..
[6] Jar-Ferr Yang,et al. A Highly Efficient VLSI Architecture for H.264/AVC CAVLC Decoder , 2008, IEEE Transactions on Multimedia.
[7] Tsung-Han Tsai,et al. A Hybrid CAVLD Architecture Design with Low Complexity and Low Power Considerations , 2007, 2007 IEEE International Conference on Multimedia and Expo.
[8] Tian-Sheuan Chang,et al. A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264 , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[9] Jaeseok Kim,et al. Design of High Speed Cavlc Decoder for H.264/AVC , 2007, 2007 IEEE Workshop on Signal Processing Systems.
[10] Wu Di,et al. A VLSI architecture design of CAVLC decoder , 2003, ASICON 2003.
[11] Shau-Yin Tseng,et al. A Pattern-Search Method for H.264/AVC CAVLC Decoding , 2006, 2006 IEEE International Conference on Multimedia and Expo.
[12] S. K. Nandy,et al. High Performance VLSI Architecture Design for H.264 CAVLC Decoder , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).