A novel method to improve cell endurance window in source-side injection split gate flash memory

Abstract To enhance cell endurance window of a split gate flash memory, we used a ramp pulse with long rising time to replace the conventional square pulse for programming. The change is based on the study of the electric field at electron injection point ( E G ) related to programming time. Statistic measurements on various samples including different technologies, cell locations (even or odd) and rise times were done. The results confirm that the read currents shift under erase state (Δ I r 1 ) could be improved significantly with an acceptable programming speed by the proposed method. For example, as increasing the rising time from 0.1 μs to 20 μs for the conventional square pulse and the ramp pulse respectively, after 1 M cycling the Δ I r 1 is reduced from 64.8% to 36.2% with an acceptable minimum programming time of 12.5 μs.

[1]  S. C. Tsao,et al.  A 5V-only 16M flash memory using a contactless array of source-side injection cells , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[2]  C.S. Wang,et al.  An analytical programming model for the drain-coupling source-side injection split gate flash EEPROM , 2005, IEEE Transactions on Electron Devices.

[3]  Guido Torelli,et al.  Technological and design constraints for multilevel flash memories , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[4]  Chrong-Jong Lin,et al.  On the dynamic coupling ratio of drain-coupling split gate flash using quasi-two-dimensional analysis , 2006 .

[5]  Samar K. Saha.  Scaling considerations for sub-90 nm split-gate flash memory cells , 2006 .

[6]  Nhan Do,et al.  Enhance the split-gate flash cell performance by partially decoupling the SG oxide thickness from the tunnel oxide thickness , 2010 .

[7]  S.K. Saha.  Design Considerations for Sub-90-nm Split-Gate Flash-Memory Cells , 2007, IEEE Transactions on Electron Devices.

[8]  K. Wu,et al.  Novel Cycling-induced Program Disturb of Split Gate Flash Memory , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[9]  D.-T. Fan,et al.  A novel self-aligned highly reliable sidewall split-gate flash memory , 2006, IEEE Transactions on Electron Devices.

[10]  William D. Brown,et al.  Nonvolatile Semiconductor Memory Technology , 1997 .

[11]  Guido Groeseneken,et al.  Single poly cell as the best choice for radiation-hard floating gate EEPROM technology , 1993 .

[12]  Tetsuo Endoh,et al.  Fast and accurate programming method for multi-level NAND EEPROMs , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[13]  Prashant Kenkare,et al.  Scaling of poly-encapsulated LOCOS for 0.35 /spl mu/m CMOS technology , 1994 .

[14]  C.S. Wang,et al.  The impacts of control gate voltage on the cycling endurance of split gate flash memory , 2000, IEEE Electron Device Letters.

[15]  Mi-Chang Chang,et al.  Characterization of split gate flash memory endurance degradation mechanism , 2004, Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743).

[16]  K. Young,et al.  Improved flash cell performance by N/sub 2/O annealing of interpoly oxide , 1997, IEEE Electron Device Letters.

[17]  T. A. Dellin,et al.  Retention Characteristics of SNOS Nonvolatile Devices in a Radiation Environment , 1987, IEEE Transactions on Nuclear Science.

[18]  Chun-Mai Liu,et al.  On the Capacitance Coupling Ratios of a Source-Side Injection Flash Memory Cell , 2001 .

[19]  Rebecca D. Mih,et al.  0.18 um modular triple self-aligned embedded split-gate flash memory , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[20]  S.K. Saha.  Scaling considerations for sub-90 nm split-gate flash memory cells , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[21]  Huinan Guan,et al.  An analytical model for optimization of programming efficiency and uniformity of split gate source-side injection SuperFlash memory , 2003 .

[22]  T. A. Dellin,et al.  Radiation response of floating gate EEPROM memory cells , 1989 .

[23]  T. A. Dellin,et al.  Radiation Response of SNOS Nonvolatile Transistors , 1986, IEEE Transactions on Nuclear Science.