A formal approach toward developing an equivalent circuit for high-speed coupled interconnects with intermediate ground insertion

Ground tracks are normally inserted between high-speed signal interconnects to make them immune to crosstalk. It is seen that the intermediate ground tracks (insertions) effectively reduce crosstalk and signal overshoots and ringing, and it is a common design practice to ensure better signal integrity. The paper aims at developing a formal approach toward determining the equivalent capacitance and inductance parameters for coupled interconnect lines with intermediate ground insertion. A unified approach is used to extract the self and mutual capacitances and inductances – thereby developing the equivalent circuit for such an interconnect structure. The results are compared with an accurate field simulator to check the veracity of our proposed model and are found to be in excellent agreement. The proposed method would enable fast and accurate computation of circuit parameters for similar interconnect structures, thus making it suitable for use in CAD-oriented design tools.

[1]  W. Marsden I and J , 2012 .

[2]  R. Sharma,et al.  Analytical Model for Optimum Signal Integrity in PCB Interconnects Using Ground Tracks , 2009, IEEE Transactions on Electromagnetic Compatibility.

[3]  M. Sadiku,et al.  Fast Computation of Capacitance Matrix and Potential Distribution for Multiconductor in Non-Homogenous Multilayered Dielectric Media , 2009 .

[4]  Dennis Sylvester,et al.  Simple and Accurate Models for Capacitance Increment due to Metal Fill Insertion , 2007, 2007 Asia and South Pacific Design Automation Conference.

[5]  R. Abhari,et al.  Using via fences for crosstalk reduction in PCB circuits , 2006, 2006 IEEE International Symposium on Electromagnetic Compatibility, 2006. EMC 2006..

[6]  C.C. Liu,et al.  Crosstalk attenuation with ground plane structures in three-dimensionally integrated mixed signal systems , 2005, IEEE MTT-S International Microwave Symposium Digest, 2005..

[7]  Atsushi Kurokawa,et al.  Efficient capacitance extraction method for interconnects with dummy fills , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[8]  A. Goel,et al.  Capacitance extraction for the nanoscale on-chip interconnects , 2004, 2004 IEEE International Conference on Semiconductor Electronics.

[9]  Bart Nauwelaers,et al.  On the frequency dependent line admittance of VLSI interconnect lines on silicon based semiconductor substrates , 2002 .

[10]  Bart Nauwelaers,et al.  On the frequency‐dependent line capacitance and conductance of on‐chip interconnects on lossy silicon substrate , 2002 .

[11]  N. Arora,et al.  Challenges of Modeling VLSI Interconnects in the DSM Era , 2002 .

[12]  Bart Nauwelaers,et al.  Fast and accurate analysis of the multiconductor interconnects , 2000 .

[13]  P. Balsara,et al.  Tutorial on interconnect modeling, signal integrity and reliability verification in deep sub-micron digital designs , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[14]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Zheng-Fan Li,et al.  Extraction of the capacitance matrix of multiconductor interconnection lines for high-speed IC system design , 1996 .

[16]  Zheng-Fan Li,et al.  An efficient method for computing the capacitance matrix of multiconductor interconnects in very high-speed integrated circuit systems , 1995 .

[17]  B. Eged,et al.  Measurement and simulation of crosstalk reduction by discrete discontinuities along coupled PCB traces , 1994 .

[18]  J. A. Gerald Multiconductor transmission lines in multilayered dielectric media over a gridded ground plane , 1993 .

[19]  W. R. Eisenstadt,et al.  Modelling of coupled interconnect lines for integrated circuits , 1991 .

[20]  J. R. Birchak,et al.  Coupling coefficients for signal lines separated by ground lines on PC boards , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[21]  E. T. Lewis An analysis of interconnect line capacitance and coupling for VLSI circuits , 1984 .

[22]  T. Sarkar,et al.  Multiconductor Transmission Lines In Multilayered Dielectric Media , 1984 .

[23]  S. Koul,et al.  Unified Approach to Solve a Class of Strip and Microstrip-Like Transmission Lines , 1982 .

[24]  K. Gupta,et al.  Microstrip Lines and Slotlines , 1979 .

[25]  Ivor Catt,et al.  Crosstalk (Noise) in Digital Systems , 1967, IEEE Trans. Electron. Comput..

[26]  H. E. Green The Numerical Solution of Some Important Transmission-Line Problems , 1965 .

[27]  R. Collin Field theory of guided waves , 1960 .

[28]  Louis A. Pipes,et al.  Applied Mathematics for Engineers and Physicists , 1959 .