A Novel Charge Recycling Scheme in Power Gating Design
暂无分享,去创建一个
[1] Akira Tada,et al. A novel power gating scheme with charge recycling , 2006, IEICE Electron. Express.
[2] Suhwan Kim,et al. Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.
[3] David Howard,et al. Challenges in sleep transistor design and implementation in low-power designs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[4] Anantha Chandrakasan,et al. Transistor sizing issues and tool for multi-threshold CMOS technology , 1997, DAC.
[5] Saibal Mukhopadhyay,et al. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.
[6] Vivek De,et al. Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[7] Massoud Pedram,et al. Ground bounce in digital VLSI circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[8] Massoud Pedram,et al. Charge recycling in MTCMOS circuits: concept and analysis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[9] Vivek De,et al. Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[10] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[11] D. Schmitt-Landsiedel,et al. Sleep transistor circuits for fine-grained power switch-off with short power-down times , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[12] Rajesh Kumar,et al. A family of 45nm IA processors , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.