Approximating the age of RF/analog circuits through re-characterization and statistical estimation

Counterfeit ICs have become an issue for semiconductor manufacturers due to impacts on their reputation and lost revenue. Counterfeit ICs are either products that are intentionally mislabeled or legitimate products that are extracted from electronic waste. The former is easier to detect whereas the latter is harder since they are identical to new devices but display degraded performance due to environmental and use stress conditions. Detecting counterfeit ICs that are extracted from electronic waste requires an approach that can approximate the age of manufactured devices based on their parameters. In this paper, we present a methodology that uses information on both fresh and aged ICs and tries to distinguish between the fresh and aged population based on an estimate of the age. Since analog devices age mainly due to their bias stress, input signals play less of a role. Hence, it is possible to use simulation models to approximate the aging process, which would give us access to a large population of aged devices. Using this information, we can construct a statistical model that approximates the age of a given circuit. We use a Low noise amplifier (LNA) and an NMOS LC oscillator to demonstrate that individual aged devices can be accurately classified using the proposed method.

[1]  Herve Petit,et al.  CMOS 65 nm wideband LNA reliability estimation , 2009, 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference.

[2]  Georges G. E. Gielen,et al.  Computer-Aided Analog Circuit Design for Reliability in Nanometer CMOS , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[3]  Martin Margala,et al.  Neural networks-based parametric testing of analog IC , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[4]  J.S. Yuan,et al.  CMOS RF and DC reliability subject to hot carrier stress and oxide soft breakdown , 2004, IEEE Transactions on Device and Materials Reliability.

[5]  D. Das,et al.  Semiconductor Manufacturers' Efforts to Improve Trust in the Electronic Part Supply Chain , 2007, IEEE Transactions on Components and Packaging Technologies.

[6]  M. Pecht,et al.  Bogus: electronic manufacturing and consumers confront a rising tide of counterfeit electronics , 2006, IEEE Spectrum.

[7]  Georges G. E. Gielen,et al.  Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies , 2008, 2008 Design, Automation and Test in Europe.

[8]  Bernhard Schölkopf,et al.  Estimating the Support of a High-Dimensional Distribution , 2001, Neural Computation.

[9]  Xiaojun Li,et al.  Electronic circuit reliability modeling , 2006, Microelectron. Reliab..

[10]  Yiorgos Makris,et al.  Parametric counterfeit IC detection via Support Vector Machines , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[11]  Siegfried Selberherr,et al.  Physically based models of electromigration: From Black's equation to modern TCAD models , 2010, Microelectron. Reliab..

[12]  Yung-Huei Lee,et al.  Robust Inductor Design for RF Circuits , 2006, IEEE Custom Integrated Circuits Conference 2006.

[13]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[14]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[15]  Mark Mohammad Tehranipoor,et al.  Path-delay fingerprinting for identification of recovered ICs , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[16]  J.S. Yuan,et al.  Analysis and modeling of LC oscillator reliability , 2005, IEEE Transactions on Device and Materials Reliability.

[17]  M. Elmasry,et al.  NBTI and Process Variations Compensation Circuits Using Adaptive Body Bias , 2012, IEEE Transactions on Semiconductor Manufacturing.

[18]  Jurriaan Schmitz,et al.  RF CMOS reliability simulations , 2008, Microelectron. Reliab..

[19]  Yu Cao,et al.  Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology , 2007, IEEE Transactions on Device and Materials Reliability.

[20]  C. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2008, IEEE Journal of Solid-State Circuits.

[21]  N.K. Jha,et al.  NBTI degradation and its impact for analog circuit reliability , 2005, IEEE Transactions on Electron Devices.

[22]  Yi Liu,et al.  Effect of gate-oxide breakdown on RF performance , 2003 .

[23]  Bruno Allard,et al.  Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing , 2006, 2006 IEEE International Test Conference.

[24]  Xiaojun Li,et al.  Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation , 2008, IEEE Transactions on Device and Materials Reliability.