An improved method of ADC jitter measurement
暂无分享,去创建一个
This paper describes an original and highly accurate method for measuring analog to digital converters jitter. Previous works cover the "locked" histogram test which is generally used to estimate aperture uncertainty. This new method uses substraction techniques in a dual-channel sampling system. Synthesizers phase noise, voltage noise and ADC nonlinearities are removed to give the sum of both ADC's jitter. Then a third ADC is used to determine one ADC jitter value by 3 consecutive measurements. A significant improvement is demonstrated.
[1] Y. Akazawa,et al. Jitter analysis of high speed sampling systems , 1989, Symposium 1989 on VLSI Circuits.
[2] Matthew Mahoney,et al. DSP-Based Testing of Analog and Mixed-Signal Circuits , 1987 .
[3] Maurice Bellanger,et al. Traitement numerique du signal , 1984 .