Superscalar instruction execution in the 21164 Alpha microprocessor
暂无分享,去创建一个
John H. Edmondson | Ronald P. Preston | Vidya Rajagopalan | Paul I. Rubinfeld | V. Rajagopalan | J. Edmondson | R. Preston | P. Rubinfeld
[1] Richard L. Sites,et al. Alpha AXP architecture , 1993, CACM.
[2] Burton M. Leary,et al. A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[3] William J. Bowhill,et al. Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU , 1995, Digit. Tech. J..
[4] O. L. Macsorley. High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.
[5] Ruben W. Castelino,et al. Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor , 1995, Digit. Tech. J..