Dedicated Machine Constraint Scheduling as a Shortest-Path Problem

This paper proposes a graph framework to undertake the issue of scheduling for dedicated machine constraint in the semiconductor manufacturing system. By finding the shortest paths in the graph, the framework finds the best scheduling result with an optimal makespan for the system. The framework first constructs a graph based on the current situation and then schedules wafers to machines under the constraint. Experiments are presented to validate the proposed graph framework.

[1]  James D. Plummer,et al.  Silicon VLSI Technology , 2008 .

[2]  R. Uzsoy,et al.  Cycle-time improvements for photolithography process in semiconductor manufacturing , 2001 .

[3]  K. Yamamoto,et al.  Automated stepper load balance allocation system , 2005, IEEE Transactions on Semiconductor Manufacturing.

[4]  Amr Arisha,et al.  Intelligent simulation-based lot scheduling of photolithography toolsets in a wafer fabrication facility , 2004 .

[5]  Lars Mönch,et al.  Simulation-based solution of load-balancing problems in the photolithography area of a semiconductor wafer fabrication facility , 2001, Proceeding of the 2001 Winter Simulation Conference (Cat. No.01CH37304).

[6]  Hans Kellerer,et al.  Scheduling problems for parallel dedicated machines under multiple resource constraints , 2003, Discret. Appl. Math..

[7]  Edsger W. Dijkstra,et al.  A note on two problems in connexion with graphs , 1959, Numerische Mathematik.

[8]  P. R. Kumar,et al.  Re-entrant lines , 1993, Queueing Syst. Theory Appl..

[9]  Chris N. Potts,et al.  The Two-Stage Assembly Scheduling Problem: Complexity and Approximation , 1995, Oper. Res..

[10]  이철희,et al.  Multi-Level 신경망 , 1999 .

[11]  Robert W. Atherton,et al.  Wafer Fabrication: Factory Performance and Analysis , 1995 .

[12]  Sunil Kumar,et al.  Queueing network models in the design and analysis of semiconductor wafer fabs , 2001, IEEE Trans. Robotics Autom..

[13]  Alf Kimms,et al.  Multi-level, single-machine lot sizing and scheduling (with initial inventory) , 1996 .

[14]  P.R. Kumar.  Scheduling semiconductor manufacturing plants , 1994, IEEE Control Systems.

[15]  Alan Liu,et al.  A Heuristic Scheduling Approach to the Dedicated Machine Constraint , 2008, Int. J. Artif. Intell. Tools.

[16]  Chung-Yee Lee,et al.  Minimizing the makespan in the 3-machine assembly-type flowshop scheduling problem , 1993 .

[17]  Charles R. McLean,et al.  A framework for standard modular simulation :: application to semiconductor wafer fabrication , 2005 .

[18]  Karl G. Kempf,et al.  A hierarchical approach to production control of reentrant semiconductor manufacturing lines , 2003, IEEE Trans. Control. Syst. Technol..

[19]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .

[20]  Alan Liu,et al.  A Heuristic Load Balancing Scheduling Method for Dedicated Machine Constraint , 2006, IEA/AIE.