Variability-aware design of energy-delay optimal linear pipelines operating in the near-threshold regime and above

Soft-edge flip-flop based pipelines can improve the performance and energy efficiency of circuits operating in the super-threshold (supply voltage) regime by allowing opportunistic time borrowing. The application of this technique to near-threshold regime of operation, however, faces a significant challenge due to large circuit parameter variations that result from manufacturing process imperfections and substrate temperature changes. This paper thus addresses the issue of variability-aware design of the energy-delay optimal linear pipelines that are aimed at operating in both the near-threshold and super-threshold regimes. Precisely, this goal is achieved by deriving the optimal delay line configuration in the soft-edge flip-flops in the near-threshold and the super-threshold operations regimes. The key is to ensure that the same transistor sizes result in effective operation of the delay lines (and hence appropriate settings of the transparency window size) in both operation regimes under the process induced variations. Experimental results demonstrate the efficacy of the proposed solution.

[1]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[2]  Takayasu Sakurai,et al.  Misleading energy and performance claims in sub/near threshold digital systems , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Massoud Pedram,et al.  Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[4]  David Blaauw,et al.  Soft-edge flip-flops for improved timing yield: design and optimization , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[5]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[7]  Pradip Bose,et al.  Stretching the limits of clock-gating efficiency in server-class processors , 2005, 11th International Symposium on High-Performance Computer Architecture.

[8]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[9]  David Blaauw,et al.  Process variation in near-threshold wide SIMD architectures , 2012, DAC Design Automation Conference 2012.

[10]  Alexander Fish,et al.  An improved model for delay/energy estimation in near-threshold flip-flops , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[11]  Maurits Ortmanns,et al.  Variability of flip-flop timing at sub-threshold voltages , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[12]  David Blaauw,et al.  Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[13]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[14]  Kaushik Roy,et al.  Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100nm technologies , 2005, Design, Automation and Test in Europe.

[15]  Dirk Grunwald,et al.  Pipeline gating: speculation control for energy reduction , 1998, ISCA.

[16]  Bo Zhai,et al.  Performance and Variability Optimization Strategies in a Sub-200mV, 3.5pJ/inst, 11nW Subthreshold Processor , 2007, 2007 IEEE Symposium on VLSI Circuits.