Performance analysis of junctionless DG‐MOSFET‐based 6T‐SRAM with gate‐stack configuration

In this work, the investigation of high- K gate-stack-based junctionless (JL) double-gate (DG) metal-oxide-semiconductor field-effect transistor (MOSFET) is carried out to study the high- K gate dielectric effect on six-transistor (6T)-static random-access memory (SRAM) built with JLDG-MOSFET. It is observed that the utilisation of the high- K gate dielectric in JLDG-MOSFETs improves the static noise margin (SNM) that is the stability of the cell as well as access time (AT) which reflects the delay performance of the SRAM cell. Furthermore, scaling down of L g degrades the stability. Moreover, it is also described that the enhancement in hold SNM (ΔHSNM = HSNM (K=40) -HSNM (K=3.9) ), read SNM (ΔRSNM = RSNM (K=40) -RSNM (K=3.9) ), and write SNM (ΔWSNM = WSNM (K=40) -WSNM (K=3.9) ) is restricted at lower L g without much enhancement in the improvement of read AT and write AT. Therefore, it is appropriate to consider higher channel length (~30 nm) while designing high- K gate-stacked-based JLDG-MOSFETs for the 6T-SRAM cell.

[1]  Ashutosh Nandi,et al.  Effect of FIBL in-conjunction with channel parameters on analog and RF FOM of FinFET , 2017 .

[2]  Ashutosh Nandi,et al.  Study of 6T SRAM cell using High-K gate dielectric based junctionless silicon nanotube FET , 2017 .

[3]  Nihar R. Mohapatra,et al.  Role of Device Dimensions and Layout on the Analog Performance of Gate-First HKMG nMOS Transistors , 2015, IEEE Transactions on Electron Devices.

[4]  S. K. Mohapatra,et al.  Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET , 2014, Microelectron. J..

[5]  K. J. Kuhn,et al.  Considerations for Ultimate CMOS Scaling , 2012, IEEE Transactions on Electron Devices.

[6]  Nilesh Pandey,et al.  Accurate analytical modeling of junctionless DG-MOSFET by green's function approach , 2017 .

[7]  Sudeb Dasgupta,et al.  Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile , 2013, IEEE Transactions on Electron Devices.

[8]  Ram Awadh Mishra,et al.  Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs) , 2015 .

[9]  G. Ghibaudo,et al.  Review on high-k dielectrics reliability issues , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  Chandan Kumar Sarkar,et al.  Impact of lateral straggle on analog and digital circuit performance using independently driven underlap DG-MOSFET , 2015, Microelectron. J..

[11]  J. Ajayan,et al.  Investigation of 6T SRAM memory circuit using high-k dielectrics based nano scale junctionless transistor , 2017 .

[12]  Ashutosh Nandi,et al.  Analog/RF performance analysis of inner gate engineered junctionless Si nanotube , 2017 .

[13]  Madhav P. Desai,et al.  The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance , 2002 .

[14]  Ashutosh Nandi,et al.  Effect of air spacer on analog performance of underlap tri-gate FinFET , 2017 .

[15]  Balwinder Raj,et al.  Analytical modeling for the estimation of leakage current and subthreshold swing factor of nanoscale double gate FinFET device , 2009 .

[16]  Brajesh Kumar Kaushik,et al.  High-Performance and Robust SRAM Cell Based on Asymmetric Dual-$k$ Spacer FinFETs , 2013, IEEE Transactions on Electron Devices.

[17]  Gaurav Saini,et al.  Improving the performance of SRAMs using asymmetric junctionless accumulation mode (JAM) FinFETs , 2016, Microelectron. J..

[18]  Frank Schwierz,et al.  On the suitability of DD and HD models for the simulation of nanometer double-gate MOSFETs , 2003 .

[19]  L. Mathew,et al.  Physical insights regarding design and performance of independent-gate FinFETs , 2005, IEEE Transactions on Electron Devices.

[20]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[21]  S. Dasgupta,et al.  Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance Metric, Process Variation, Underlapped FinFET, and Temperature Effect , 2011, IEEE Circuits and Systems Magazine.

[22]  D.K. Sharma,et al.  Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization , 2008, IEEE Electron Device Letters.

[23]  A.P. Chandrakasan,et al.  Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[24]  Ashutosh Nandi,et al.  Analog/RF performance analysis of channel engineered high-K gate-stack based junctionless Trigate-FinFET , 2017 .