Error/Secure/Propagating Concept and its Application to the Design of Strongly Fault-Secure Processors
暂无分享,去创建一个
[1] Michel Diaz,et al. Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines , 1979, IEEE Transactions on Computers.
[2] Bernard Courtois,et al. Strongly Code Disjoint Checkers , 1988, IEEE Trans. Computers.
[3] James E. Smith,et al. Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.
[4] Gernot Metze,et al. Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes , 1973, IEEE Transactions on Computers.
[5] Wing N. Toy. A Novel Parallel Binary Counter Design with Parity Prediction and Error Detection Scheme , 1971, IEEE Transactions on Computers.
[6] John F. Wakerly,et al. Error detecting codes, self-checking circuits and applications , 1978 .
[7] James E. Smith,et al. A Theory of Totally Self-Checking System Design , 1983, IEEE Transactions on Computers.
[8] Jacob A. Abraham,et al. DESIGN OF A MICROPROGRAM CONTROL UNIT WITH CONCURRENT ERROR DETECTION. , 1983 .
[9] William C. Carter,et al. Design of dynamically checked computers , 1968, IFIP Congress.
[10] Takashi Nanya,et al. A Note on Strongly Fault-Secure Sequential Circuits , 1987, IEEE Transactions on Computers.
[11] Jay M. Berger. A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..
[12] W.N. Toy,et al. Fault-tolerant design of local ESS processors , 1978, Proceedings of the IEEE.