An FPGA-Based Region-Growing Video Segmentation System with Boundary-Scan-Only LSI Architecture

This paper presents a boundary-scan-only (BSO) video segmentation architecture and its FPGA-based prototype system for 80 times 60 video images (30 fps). In the proposed BSO architecture, an input image is divided into a number of small image blocks. Then only image blocks, that have boundary pixels in the currently grown region, are processed with a block-sized pixel-parallel processing unit. This enables large-sized video segmentation with the compact processing unit, so that FPGA-based real-time video segmentation can be realized. We have developed an evaluation system for 80 times 60 real-time image segmentation with a standard FPGA device in 130 nm CMOS technology, and also evaluated its performance with video images. From this FPGA implementation result, QVGA-sized real-time image segmentation is expected to become possible with a state-of-the-art FPGA device in 90nm CMOS technology

[1]  Liang-Gee Chen,et al.  Efficient moving object segmentation algorithm using background registration technique , 2002, IEEE Trans. Circuits Syst. Video Technol..

[2]  Ruigang Yang,et al.  Fast Image Segmentation and Smoothing Using Commodity Graphics Hardware , 2002, J. Graphics, GPU, & Game Tools.

[3]  Charalambos D. Stamopoulos.  Parallel Image Processing , 1975, IEEE Transactions on Computers.

[4]  S. Pizer,et al.  The Image Processing Handbook , 1994 .

[5]  Alfred Mertins,et al.  OBJECT-BASED IMAGE COMPRESSION WITH SIMULTANEOUS SPATIAL AND SNR SCALABILITY SUPPORT FOR MULTICASTING OVER HETEROGENEOUS NETWORKS , .

[6]  Angela Y. Wu,et al.  Parallel Image Processing , 2001 .

[7]  Hans Jurgen Mattausch,et al.  Pixel-parallel digital CMOS implementation of image segmentation by region growing , 2005 .

[8]  T. M. Strat,et al.  Object-based encoding: next-generation video compression , 2001, Proceedings of Workshop and Exhibition on MPEG-4 (Cat. No.01EX511).

[9]  Hans Jurgen Mattausch,et al.  Image-Scan Architecture for Efficient FPGA/ASIC Implementation of Video-Segmentation by Region Growing , 2005 .

[10]  N. Ranganathan,et al.  A VLSI architecture for dynamic scene analysis , 1991, CVGIP Image Underst..

[11]  Bernd Jähne,et al.  BOOK REVIEW: Digital Image Processing, 5th revised and extended edition , 2002 .

[12]  Hans Jürgen Mattausch,et al.  Object tracking in video pictures based on image segmentation and pattern matching , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[13]  Liang-Gee Chen,et al.  Single chip video segmentation system with a programmable PE array , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.