Power Deduction in Digital Signal Processing Circuit using Inventive CPL Subtractor Circuit

The proposed 4 bit subtracter circuit is designed by using bit slice method of complementary pass transistor logic (CPL), which is suitable for applications like fast shifting; multiplier/adder in the loop cycle of DSP data processing device. The circuit can perform real time computational tasks at high speed. The designed circuit is performing efficiently in filtering signal at 100-520 MHz sampling rate in real time. We have analyzed the proposed circuit for submicron regime, whose layout is designed by using microwind III VLSI CAD tools, in terms of propagation delay, power consumption, power dissipation and area. In 50 nm analysis, the proposed circuit is found to dissipate less power (~0.46 muW) and possess less overall area of order of 423 mum2. The propagation delay is 9.5206 times 10-12 sec. In DSP architecture, time and area are the critical components which are responsible for the efficient execution of arithmetic and logical operation. Our proposed circuit is enhancing, complete set of instruction cycle, passing at speed of 9.0 GHz, which is higher than reported results.

[1]  Luca Fanucci,et al.  FAST: FFT ASIC automated synthesis , 2002, Integr..

[2]  Omar Hasan,et al.  Bit-serial architecture for rank order and stack filters , 2003, Integr..

[3]  James F. Plusquellic,et al.  Power supply transient signal integration circuit , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Sanu Mathew,et al.  Comparison of high-performance VLSI adders in the energy-delay space , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Zainalabedin Navabi,et al.  An Efficient CPU Architecture for DSP Processors , 2001 .

[6]  Bharadwaj Amrutur,et al.  Fast low-power decoders for RAMs , 2001, IEEE J. Solid State Circuits.

[7]  Daniel Auvergne,et al.  A novel macromodel for power estimation in CMOS structures , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[9]  Wei Hwang,et al.  Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems , 1997 .

[10]  Naresh R. Shanbhag,et al.  Low-power digital filtering via soft DSP , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[11]  Pinaki Mazumder,et al.  Redundant arithmetic, algorithms and implementations , 2000, Integr..

[12]  Sung-Mo Kang,et al.  A 32-bit carry lookahead adder using dual-path all-N logic , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[13]  H. Magnusson,et al.  A 1.8-V wide-band CMOS LNA for multiband multistandard front-end receiver , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[14]  Stephen H. Unger,et al.  Self-Timed Carry-Lookahead Adders , 2000, IEEE Trans. Computers.

[15]  Alexander Chatzigeorgiou,et al.  Efficient output waveform evaluation of a CMOS inverter based on short‐circuit current prediction , 2002, Int. J. Circuit Theory Appl..

[16]  Daniel Auvergne,et al.  Design and selection of buffers for minimum power-delay product , 1996, Proceedings ED&TC European Design and Test Conference.

[17]  Alexander Chatzigeorgiou,et al.  Output Waveform Evaluation of Basic Pass Transistor Structure , 2002, PATMOS.