Unified systolic arrays for computation of the DCT/DST/DHT

We propose unified systolic arrays for computation of the one-dimensional (1-D) and two-dimensional (2-D) discrete cosine transform/discrete sine transform/discrete Hartley transform (DCT/DST/DHT). By decomposing the transforms into even- and odd-numbered frequency samples, the proposed architecture computes the 1-D DCT/DST/DHT. Compared to the conventional methods, the proposed systolic arrays exhibit advantages in terms of the number of PE's and latency. We generalize the proposed structure for computation of the 2-D DCT/DST/DHT. The unified systolic arrays can be employed for computation of the inverse DCT/DST/DHT (IDCT/IDST/IDHT).

[1]  Douglas L. Jones,et al.  On computing the discrete Hartley transform , 1985, IEEE Trans. Acoust. Speech Signal Process..

[2]  Ja-Ling Wu,et al.  The vector split-radix algorithm for 2D DHT , 1993, IEEE Trans. Signal Process..

[3]  Anindya Sundar Dhar,et al.  An array architecture for fast computation of discrete Hartley transform , 1991 .

[4]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[5]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[6]  Chein-Wei Jen,et al.  A Cordic-based VLSIi Array For Computing 2-D Discrete Hartley Transform , 1993 .

[7]  Hsieh Hou,et al.  A Fast Recursive Algorithm For Computing The Discrete Cosine Transform , 1986, Optics & Photonics.

[8]  Moon Ho Lee.  On computing 2-D systolic algorithm for discrete cosine transform , 1990 .

[9]  Ronald N. Bracewell.  The Hartley transform , 1986 .

[10]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[11]  Sung Ho Cho,et al.  Tracking analysis of the sign algorithm in nonstationary environments , 1990, IEEE Trans. Acoust. Speech Signal Process..

[12]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.

[13]  Jar-Ferr Yang,et al.  An efficient two-dimensional inverse discrete cosine transform algorithm for HDTV receivers , 1995, IEEE Trans. Circuits Syst. Video Technol..

[14]  Nam Ik Cho,et al.  DCT algorithms for VLSI parallel implementations , 1990, IEEE Trans. Acoust. Speech Signal Process..

[15]  Izidor Gertner,et al.  VLSI Architectures for Multidimensional Fourier Transform Processing , 1987, IEEE Transactions on Computers.

[16]  Ming-Chang Wu,et al.  A unified systolic array for discrete cosine and sine transforms , 1991, IEEE Trans. Signal Process..

[17]  Liang-Gee Chen,et al.  Novel systolic array design for the discrete Hartley transform with high throughput rate , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[18]  Hsieh S. Hou.  A fast recursive algorithm for computing the discrete cosine transform , 1987, IEEE Trans. Acoust. Speech Signal Process..

[19]  Chaitali Chakrabarti,et al.  Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition , 1990, IEEE Trans. Computers.

[20]  Wen-Chih Wu,et al.  An analog architecture on parameter estimation of ARMA models , 1993, IEEE Trans. Signal Process..

[21]  Henrique S. Malvar.  Fast computation of the discrete cosine transform and the discrete Hartley transform , 1987, IEEE Trans. Acoust. Speech Signal Process..

[22]  P. Yip,et al.  Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[23]  Chein-Wei Jen,et al.  A CORDIC-based VLSI array for computing 2D discrete Hartley transform , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[24]  Long-Wen Chan,et al.  A new systolic array for discrete Fourier transform , 1988, IEEE Trans. Acoust. Speech Signal Process..