An adjustable work function technology using Mo gate for CMOS devices

Nitrogen implantation of Mo gate was used to fabricate MOS capacitors and CMOS transistors. Initial studies demonstrate that the work function of Mo is sensitive to nitrogen implantation energy. Mo with (110) orientation exhibits a high work function, making it suitable for bulk p-MOSFET gate electrodes. Nitrogen implantation can be used to lower the Mo work function, making it suitable for n-MOSFET gate electrodes. A gate work function reduction of 0.42 eV was achieved for the n-FETs on CMOS wafers. With further optimization, this single metal gate technology may potentially replace conventional poly-Si gate technology for CMOS and can also be used for multiple-VTtechnologies.

[1]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[2]  D. Kwong,et al.  Molybdenum metal gate MOS technology for post-SiO/sub 2/ gate dielectrics , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[3]  Jeffrey Bokor,et al.  Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[4]  Chenming Hu,et al.  Quantum effect in oxide thickness determination from capacitance measurement , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[5]  Pushkar Ranade,et al.  Molybdenum Gate Electrode Technology For Deep Sub-Micron CMOS Generations , 2001 .

[6]  John Bardeen,et al.  Surface States and Rectification at a Metal Semi-Conductor Contact , 1947 .

[7]  Y. Yeo,et al.  Molybdenum as a gate electrode for deep sub-micron CMOS technology , 2000 .

[8]  H. Michaelson.  The work function of the elements and its periodicity , 1977 .

[9]  Chenming Hu,et al.  Effects of high-/spl kappa/ dielectrics on the workfunctions of metal and silicon gates , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[10]  Hongfa Luan,et al.  Dual-metal gate technology for deep-submicron CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[11]  Chenming Hu,et al.  Modeling gate and substrate currents due to conduction- and valence-band electron and hole tunneling [CMOS technology] , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[12]  H. Wakabayashi,et al.  A novel W/TiNx metal gate CMOS technology using nitrogen-concentration-controlled TiNx film , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).