Circuit techniques for 10 and 20 Gb/s clock recovery using a fully balanced narrowband regenerative frequency divider with 0.3 /spl mu/m HEMTs [SDH/SONET]
暂无分享,去创建一个
M. Rieger-Motzer | B. Raynor | A. Hulsmann | K. Kohler | A. Thiede | M. Berroth | Zhi-Gong Wang | P. Hofmann | J. Schneider | D. Briggmann
[1] U. Langmann,et al. New proposal for a multigigabit/s clock recovery IC based on a standard silicon bipolar technology , 1987 .
[2] Manfred Berroth,et al. 7.5 Gb/s monolithically integrated clock recovery circuit using PLL and 0.3-/spl mu/m gate length quantum well HEMT's , 1994 .
[3] Y. Miyamoto,et al. 20 Gbit/s long distance transmission using a 270 photon/bit optical preamplifier receiver , 1994 .
[4] Zhigong Wang,et al. Multi-Gb/s Silicon Bipolar Clock Recovery IC , 1991, IEEE J. Sel. Areas Commun..