论文信息 - Circuit techniques for 10 and 20 Gb/s clock recovery using a fully balanced narrowband regenerative frequency divider with 0.3 /spl mu/m HEMTs [SDH/SONET]

Circuit techniques for 10 and 20 Gb/s clock recovery using a fully balanced narrowband regenerative frequency divider with 0.3 /spl mu/m HEMTs [SDH/SONET]

The circuit consists of four subcircuits: the preprocessor, the narrowband regenerative frequency divider (NRFD), the phase-shifting amplifier, and the limiting amplifier. The CR circuit is fully-balanced and can be operated in two modes. At 10 Gb/s input data, the tank circuit of the preprocessor resonates at the second harmonic of the clock frequency. This mode can be used for 10 Gb/s direct data decision. At 20 Gb/s the tank circuit resonates at the fundamental frequency of the clock signal. This mode is optimal for a 20 Gb/s parallel data decision.

[1] U. Langmann,et al. New proposal for a multigigabit/s clock recovery IC based on a standard silicon bipolar technology , 1987 .

[2] Manfred Berroth,et al. 7.5 Gb/s monolithically integrated clock recovery circuit using PLL and 0.3-/spl mu/m gate length quantum well HEMT's , 1994 .

[3] Y. Miyamoto,et al. 20 Gbit/s long distance transmission using a 270 photon/bit optical preamplifier receiver , 1994 .

[4] Zhigong Wang,et al. Multi-Gb/s Silicon Bipolar Clock Recovery IC , 1991, IEEE J. Sel. Areas Commun..