Fine-grain Reconfigurable Functional Unit for embedded processors

In standard word-oriented microprocessors, the processing of short data decreases the computation performance. In order to overcome this issue various methods based on reconfigurable architectures have been presented in the literature [1] [2] [3]. These structures are normally composed by an array of elementary reconfigurable cells. A common solution for elementary reconfigurable cells realization is based on Look-Up Tables (LUTs). In [4] [5] the authors proposed a new Reconfigurable Functional Unit (RFU) based on full adders and reprogrammable interconnects named ADAPTO. The final aim is to obtain a new structure that requires less silicon area and power, being ever faster than the “traditional” solutions. In this paper we present the main characteristics of the proposed structure evaluating its performance (in terms of speed-up and complexity) when integrated in an embedded processor.

[1]  Ruby B. Lee,et al.  Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[2]  Scott Huack.  The Chimaera Reconfigurable Functional Unit , 1997 .

[3]  Gian Carlo Cardarilli,et al.  A full-adder based reconfigurable architecture for fine grain applications: ADAPTO , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[4]  Michael D. Smith,et al.  A high-performance microarchitecture with hardware-programmable functional units , 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture.

[5]  Gian Carlo Cardarilli,et al.  ADAPTO: full-adder based reconfigurable architecture for bit level operations , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  Gian Carlo Cardarilli,et al.  VLSI implementation of reconfigurable cells for RFU in embedded processors , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[7]  Gian Carlo Cardarilli,et al.  Arithmetic/logic blocks for fine-grained reconfigurable units , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[8]  Ruby B. Lee,et al.  Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors , 2008, J. Signal Process. Syst..

[9]  Myung Hoon Sunwoo,et al.  Bit Manipulation Accelerator for Communication Systems Digital Signal Processor , 2005, EURASIP J. Adv. Signal Process..