Valid clocking in wavepipelined circuits
暂无分享,去创建一个
R. K. Brayton | R. Brayton | W. Lam | A. Sagiovanni-vincentelli | W.K.C. Lam | A. Sagiovanni-Vincentelli
[1] Giovanni De Micheli,et al. Inserting active delay elements to achieve wave pipelining , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Peter M. Kogge,et al. The Architecture of Pipelined Computers , 1981 .
[3] L. W. Cotten. Maximum-rate pipeline systems , 1969, AFIPS '69 (Spring).
[4] Robert K. Brayton,et al. Provably correct critical paths , 1989 .
[5] John P. Fishburn,et al. Clock Skew Optimization , 1990, IEEE Trans. Computers.
[6] W. Lien,et al. Wave-domino logic: timing analysis and applications , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.
[7] Sharad Malik,et al. Certified timing verification and the transition delay of a logic circuit , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[8] Maciej J. Ciesielski,et al. Placement for clock period minimization with multiple wave propagation , 1991, 28th ACM/IEEE Design Automation Conference.
[9] Stephen H. Unger,et al. Asynchronous sequential switching circuits , 1969 .