Valid clocking in wavepipelined circuits

An analysis of valid clock rates in wavepipelined circuits using a technique called timed Boolean functions is presented. It is shown that the valid intervals for the clock period can be disconnected. Thus, it is insufficient to known only the minimum valid clock period in guaranteeing proper operation of pipelined circuits. Analytic expressions for the valid clock intervals in terms of both topological delay and two-vector longest and shortest delays are provided. Also uncertainties arising from manufacturing are taken into account. Some potential difficulties in computing the exact valid clock intervals are illustrated by demonstrating discontinuity and nonmonotonicity of the harmonic number H( tau ) (the number of valid simultaneous data waves allowed) as a function of the clock period tau .<<ETX>>

[1]  Giovanni De Micheli,et al.  Inserting active delay elements to achieve wave pipelining , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Peter M. Kogge,et al.  The Architecture of Pipelined Computers , 1981 .

[3]  L. W. Cotten Maximum-rate pipeline systems , 1969, AFIPS '69 (Spring).

[4]  Robert K. Brayton,et al.  Provably correct critical paths , 1989 .

[5]  John P. Fishburn,et al.  Clock Skew Optimization , 1990, IEEE Trans. Computers.

[6]  W. Lien,et al.  Wave-domino logic: timing analysis and applications , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[7]  Sharad Malik,et al.  Certified timing verification and the transition delay of a logic circuit , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[8]  Maciej J. Ciesielski,et al.  Placement for clock period minimization with multiple wave propagation , 1991, 28th ACM/IEEE Design Automation Conference.

[9]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .