GPU-Based Redundancy Analysis Using Concurrent Evaluation

Redundancy analysis (RA) is essential for improving memory yield. The recent increase in memory size has made RA more complicated. This article presents graphics processing unit (GPU)-based RA using concurrent evaluation (GRACE), which is an efficient RA technique. In GRACE, to perform dynamic RA, memory faults found during the test are directly analyzed instead of being stored in the fault bitmap in the automatic test equipment (ATE). Therefore, RA is performed simultaneously with the memory test, and the RA latency is eliminated after the test time. Using the GPU, all possible repair cases are examined in parallel; thus, a high memory repair rate is achieved in a short period of time. Also, GRACE can be applied to practical environments where the structure of memory redundancy is complicated. Experimental results indicate that GRACE is faster than other ATE-based RA methods since it completes the RA almost simultaneously at the end of the test. Additionally, the repair rate of GRACE is always higher than those of the other RA methods.

[1]  C. H. Stapper On a composite model to the IC yield problem , 1975 .

[2]  Sungho Kang,et al.  A Fast Built-in Redundancy Analysis for Memories With Optimal Repair Rate Using a Line-Based Search Tree , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Sungho Kang,et al.  Fault Group Pattern Matching With Efficient Early Termination for High-Speed Redundancy Analysis , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Sungho Kang,et al.  Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  John Day A Fault-Driven, Comprehensive Redundancy Algorithm , 1985, IEEE Design & Test of Computers.

[6]  Jason Sanders,et al.  CUDA by example: an introduction to general purpose GPU programming , 2010 .

[7]  Hung-Yau Lin,et al.  An efficient algorithm for spare allocation problems , 2006, IEEE Transactions on Reliability.

[8]  Jeffrey S. Vetter,et al.  A Survey of CPU-GPU Heterogeneous Computing Techniques , 2015, ACM Comput. Surv..

[9]  Jin-Fu Li,et al.  Built-in redundancy analysis for memory yield improvement , 2003, IEEE Trans. Reliab..

[10]  Sungho Kang,et al.  A fast redundancy analysis algorithm in ATE for repairing faulty memories , 2012 .

[11]  Sungho Kang,et al.  A Very Efficient Redundancy Analysis Method Using Fault Grouping , 2013 .

[12]  David P. Luebke,et al.  CUDA: Scalable parallel programming for high-performance scientific computing , 2008, 2008 5th IEEE International Symposium on Biomedical Imaging: From Nano to Macro.

[13]  Sungho Kang,et al.  An Efficient BIRA Utilizing Characteristics of Spare Pivot Faults , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  R.P. Cenker,et al.  A fault-tolerant 64K dynamic random-access memory , 1979, IEEE Transactions on Electron Devices.

[15]  Sungho Kang,et al.  An Area-Efficient BIRA With 1-D Spare Segments , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Cheng-Wen Wu,et al.  RAMSES-D: DRAM fault simulator supporting weighted coupling fault , 2007, 2007 IEEE International Workshop on Memory Technology, Design and Testing.

[17]  Yue Hao,et al.  Reliability estimation model of IC's interconnect based on uniform distribution of defects on a chip , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[18]  Sungho Kang,et al.  A Built-In Redundancy Analysis with a Minimized Binary Search Tree , 2010 .

[19]  Sungho Kang,et al.  Fast Built-In Redundancy Analysis Based on Sequential Spare Line Allocation , 2018, IEEE Transactions on Reliability.

[20]  R. Glang,et al.  Defect size distribution in VLSI chips , 1990, International Conference on Microelectronic Test Structures.

[21]  R. G. Nelson,et al.  Laser programmable redundancy and yield improvement in a 64K DRAM , 1981 .

[22]  Sungho Kang,et al.  EOF: Efficient Built-In Redundancy Analysis Methodology With Optimal Repair Rate , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  A. C. Dumbri,et al.  A 256K dynamic random access memory , 1982, IEEE Journal of Solid-State Circuits.

[24]  Keechul Jung,et al.  GPU implementation of neural networks , 2004, Pattern Recognit..

[25]  Hideto Hidaka,et al.  A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[26]  Israel Koren,et al.  A statistical study of defect maps of large area VLSI IC's , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[27]  Pak Lui,et al.  Strong scaling of general-purpose molecular dynamics simulations on GPUs , 2014, Comput. Phys. Commun..

[28]  Jie Cheng,et al.  Programming Massively Parallel Processors. A Hands-on Approach , 2010, Scalable Comput. Pract. Exp..

[29]  W. Kent Fuchs,et al.  Efficient Spare Allocation in Reconfigurable Arrays , 1986, 23rd ACM/IEEE Design Automation Conference.