Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip

Crosstalk noise is an intrinsic characteristic as well as a potential issue of photonic devices. In large scale optical networks-on-chips (ONoCs), crosstalk noise could cause severe performance degradation and prevent ONoC from communicating properly. The novel contribution of this paper is the systematical modeling and analysis of the crosstalk noise and the signal-to-noise ratio (SNR) of optical routers and mesh-based ONoCs using a formal method. Formal analytical models for the worst-case crosstalk noise and minimum SNR in mesh-based ONoCs are presented. The crosstalk analysis is performed at device, router, and network levels. A general 5 × 5 optical router model is proposed for router level analysis. The minimum SNR optical link candidates, which constrain the scalability of mesh-based ONoCs, are identified. It is also shown that symmetric mesh-based ONoCs have the best SNR performance. The presented formal analyses can be easily applied to other optical routers and mesh-based ONoCs. Finally, we present case studies of mesh-based ONoCs using the optimized crossbar and Crux optical routers to evaluate the proposed formal method. We find that crosstalk noise can significantly limit the scalability of mesh-based ONoCs. For example, when the mesh-based ONoC size, using optimized crossbar, is larger than 8 × 8, the optical signal power is smaller than the crosstalk noise power; when the network size is 16 × 16 and the input power is 0 dBm, in the worst-case, the signal power is -24.9 dBm and the crosstalk noise power is -11 dBm.

[1]  Seng-Tiong Ho,et al.  Experimental demonstration and simulation of lossless metal-free integrated elliptical reflectors for waveguide turnings and crossings , 2011, CLEO: 2011 - Laser Science to Photonic Applications.

[2]  Xi Chen,et al.  Modeling and analysis of micro-ring based silicon photonic interconnect for embedded systems , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[3]  F. Xia,et al.  Ultracompact optical buffers on a silicon chip , 2007 .

[4]  Xiu-Dong Sun,et al.  Compact and low crosstalk waveguide crossing using impedance matched metamaterial , 2010 .

[5]  M.A. Piqueras,et al.  Low-crosstalk in silicon-on-insulator waveguide crossings with optimized-angle , 2007, 2007 4th IEEE International Conference on Group IV Photonics.

[6]  Wei Zhang,et al.  Crosstalk noise and bit error rate analysis for optical network-on-chip , 2010, Design Automation Conference.

[7]  Raymond G. Beausoleil,et al.  Nanoelectronic and Nanophotonic Interconnect , 2008, Proceedings of the IEEE.

[8]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[9]  N. Feng,et al.  Low loss silicon waveguides for application of optical interconnects , 2010, IEEE Photonics Society Summer Topicals 2010.

[10]  P. Dumon,et al.  Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. , 2007, Optics letters.

[11]  Gui-Rong Zhou,et al.  Design of deeply etched antireflective waveguide terminators , 2003 .

[12]  Chin-Tau A. Lea,et al.  Strictly nonblocking directional-coupler-based switching networks under crosstalk constraint , 2000, IEEE Trans. Commun..

[13]  Hui Chen,et al.  Low-Loss Multimode-Interference-Based Crossings for Silicon Wire Waveguides , 2006, IEEE Photonics Technology Letters.

[14]  David Z. Pan,et al.  GLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing , 2012, 17th Asia and South Pacific Design Automation Conference.

[15]  Fabien Mieyeville,et al.  System Level Assessment of an Optical NoC in an MPSoC Platform , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[16]  Luca P. Carloni,et al.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Chyong-Hua Chen,et al.  Taper-Integrated Multimode-Interference Based Waveguide Crossing Design , 2010, IEEE Journal of Quantum Electronics.